

Technical Data

SEL481 / SEL482 Series



Description


A crystal controlled, high frequency, highly stable oscillator, compatible with LVPECL logic. The output can be disabled to facilitate testing or combining with multiple clocks. The oscillator is packaged in leadless SMD FR4 SO20 available in four (4) or six (6) pad configurations (see part number builder) and achieves exceptional frequency stability. This oscillator is ideal for today's automated assembly environments.

Applications & Features


- SONET/SDH/DWDM linecards
- XGigE NICs
- Optical SOHO FTTC/FTTP OC-12 & STM-4 first/last mile networking
- 3.3V PECL (LVPECL) capability
- Frequency range from 200 to 670MHz
- Disable output feature available
- Economical and rugged FR4 package
- Guaranteed long-term aging available, consult SaRonix for details
- Designed for standard reflow and washing techniques
- Available on tape & reel; 16mm tape, 500pcs per reel
- See SEL393x Series for frequencies $\leq 200\text{MHz}$
- See SEL381x Series for comparable performance in a smaller ceramic 5x7mm package
- See SDS3811 Series for new LVDS capability in a smaller ceramic 5x7mm package

Frequency Range:	200 MHz to 670 MHz
Frequency Stability:	$\pm 20, \pm 25, \pm 50$ or ± 100 ppm over all conditions: calibration tolerance, operating temperature, rated input (supply) voltage, load, *aging, shock and vibration.
*Aging:	30 days ($\pm 7\text{ppm}$ in 10 years typical)
Temperature Range:	Operating: 0 to $+70^\circ\text{C}$ or -40 to $+85^\circ\text{C}$ Storage: -55 to $+125^\circ\text{C}$
Supply Voltage (V_{CC}):	$+3.3\text{V PECL}$
Supply Current:	85mA typ, 110mA max
Output Drive:	Symmetry: 45/55% max @ V_{BB} or Complementary Outputs Crossing Rise & Fall Times: 550ps typ, 850ps max, 20% to 80% of waveform Logic 0: $\leq V_{CC} - 1.620\text{V}$ (-40 to 85°C) Logic 1: $\geq V_{CC} - 1.025\text{V}$ (0 to $+70^\circ\text{C}$), $V_{CC} - 1.085\text{V}$ (-40 to 85°C) Load: 50Ω to $V_{CC} - 2\text{V}$ Accumulated Jitter: 10ps RMS (1-sigma) max, accumulated in 20,000 adjacent periods Phase Jitter: 3ps RMS (1-sigma) max, in 12kHz to 40MHz Freq. Band Total Jitter: 50ps peak-to-peak max in 100,000 random periods
Output Enable/Disable for SEL481x (n/a for SEL4810):	Output Enable Voltage: $\leq$ Level 0 or open Disable Voltage: $\geq$ Level 1 (Q & $\bar{Q}$ outputs disabled to High Impedance)
Output Enable/Disable for SEL482x:	Output Enable: $\geq$ Level 1 or open Output Disable: $\leq$ Level 0 (Q & $\bar{Q}$ outputs disabled to High Impedance)
Mechanical:	Shock: MIL-STD-883, Method 2002, Condition B Solderability: MIL-STD-883, Method 2003 Terminal Strength: MIL-STD-883, Method 2004, Condition D Vibration: MIL-STD-883, Method 2007, Condition A Resistance to Soldering Heat: MIL-STD-202, Method 210, Condition I or J Solvent Resistance: MIL-STD-202, Method 215
Environmental:	Thermal Shock: MIL-STD-883, Method 1011, Condition A Moisture Resistance: MIL-STD-883, Method 1004

Solder Reflow Guide




Output Waveform



Technical Data


SEL481 / SEL482 Series

Package Details




Pad Functions: See Part Numbering Guide for pad functions. Configurations include either four (4) or six (6) pads.

Marking Format*



*Exact location of items may vary

Recommended Land Pattern



**External high frequency power supply decoupling required.

Scale: None (Dimensions in mm / inches)

Part Numbering Guide


Series	SEL48	1	0	B	-312.5000 (T)
SaRonix, LVPECL FR4SO20					
1 = 3.3V PECL, Hi-True Disable					
2 = 3.3V PECL, Hi-True Enable					
Connection Options					
Pad: 1 / 2 / 3 / 4 / 5 / 6 /					
*0 =	OUT		V _{EE}	OUT	V _{CC}
1 =	E/D		V _{EE}	OUT	V _{CC}
2 =	OUT	E/D	V _{EE}	OUT	N/C
3 =	OUT	N/C	V _{EE}	OUT	E/D
4 =	E/D	N/C	V _{EE}	OUT	OUT
5 =	N/C	E/D	V _{EE}	OUT	OUT

Stability
 AA = ±20 ppm, 0 to +70°C
 A = ±25 ppm, 0 to +70°C
 B = ±50 ppm, 0 to +70°C
 E = ±50 ppm, -40 to +85°C
 F = ±100 ppm, -40 to +85°C

*Note: Use with SEL481X only

Test Circuit*

POSITIVE SUPPLY (LVPECL)



*Test circuit shown for SEL4814 configuration only. Test circuits for other configurations as per specified pad connections.

*All specifications subject to changes without notice