

Data sheet acquired from Harris Semiconductor SCHS067A – Revised March 2002

CMOS Strobed Hex Inverter/Buffer

High-Voltage Types (20-Volt Rating)

■ CD4502B consists of six inverter/ buffers with 3-state outputs. A logic "1" on the OUTPUT DISABLE input produces a high-impedance state in all six outputs. This feature permits common busing of the outputs, thus simplifying system design. A Logic "1" on the INHIBIT input switches all six outputs to logic "0" if the OUTPUT DISABLE input is a logic "0". This device is capable of driving two standard TTL loads, which is equivalent to six times the JEDEC "B"-series IQL standard.

The CD4502B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix). This device is similar to the MC14502.

Features:

- 2 TTL-load output drive capability
- 3-state outputs
- Common output-disable control
- Inhibit control
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Noise margin (full package-temperature range) =

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V


Applications:

- 3-state hex inverter for interfacing IC's with data buses
- COS/MOS to TTL hex buffer

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)


· · · · · · · · · · · · · · · ·	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max +265°C




DISABLE	INHIBIT	Dn	Qη	
0	0	٥	1	
0	0	1	0	
0 .	1	Х	0	
1	X	Х	Z	

TRUTH TABLE



Logic 0 = Low
Z = High Impedance
X = Don't Care
Logic 1 = High

Fig. 1 - Logic diagram of 1 of 6 identical inverter/buffers.



TERMINAL ASSIGNMENT

THREE-STATE OUTPUT DISABLE INHIBIT DI 3 02 6 7 02 03 1 04 05 13 05 14 06 VDD*16 VSS*-6 92CS 2292IRI FUNCTIONAL DIAGRAM

CD4502B Types




Fig.2 - Typical output low (sink) current characteristics.




Fig.3 - Minimum output low (sink) current characteristics.




Fig.4 — Typical output high (source) current characteristics.

Copyright © 2002, Texas Instruments Incorporated

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	1101170	
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package- Temperature Range)	3	18	v

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	ITION	IS	LIMITS AT INDICATED TE			LIMITS AT INDICATED TEMPERATURES (°C)				(oc)	UNITS
ISTIC	٧o	VIN	VDD					+25			UNITS	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device Current, IDD Max.		0,5	5	. 1	1	30	30	-	0.02	1	μΑ	
	-	0,10	10	2	2	60	60		0.02	2		
		0,15	15	4	4	120	120	-	0.02	4		
	-	0,20	20	20	20	600	600		0.04	20		
Output Low (Sink) Current IOL Min.	0.4	0,5	5	3.84	3.66	2.52	2.16	3.06	6	4		
	0.5	0,10	10	9.6	9	6.6	5.4	7.8	15.6	-		
	1.5	0,15	15	25.2	24	16.8	14.4	20.4	40.8	-		
Output High (Source)	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current,	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Voltage:	_	0,5	5	0.05 - 0 0.0				0.05				
Low-Level,	-	0,10	10	0.05					0	0.05		
VOL Max.	_	0,15	15	0.05			-	0	0.05	l v		
Output Voltage:	_	0,5	5	4.95			4.95	5	-	ľ		
High-Level,	_	0,10	10	9.95				9.95	10	-		
VOH Min.	_	0,15	15	14.95				14.95	15			
Input Low	0.5, 4.5	-	5	1.5			-	T -	1.5			
Voltage,	1, 9	-	10	3				_	_	3		
VIL Max.	15, 13.5	_	15	4				-		4	l v	
Input High Voltage, VIH Min.	4.5	-	5	3.5			3.5		_]		
	9	-	10	. 7				7	_	. =]	
	13.5	-	15			11		11	[- _			
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ	
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10~4	±0.4	μΑ	




Fig.8 - Typical transition time as a function of load capacitance.




Fig.9 — Typical propagation-dalay time as a function of load capacitance.




Fig.5 — Minimum output high (source) current characteristics.




Fig.6 — Typical voltage transfer characteristics.




Fig.7 — Typical power dissipation as a function of input frequency.




Fig. 10 - Power-dissipation test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r , t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω Unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS		LIN	UNITS	
on an		V _{DD} (V)	TYP	MAX	UNITS
Data or Inhibit Delay Times: High to Low, tpHL	:	5 10 15	135 60 40	270 120 80	
Low to High, tpLH		5 10 15	190 90 65	380 180 130	ns
Disable Delay Times: R_L =1 K Ω Output High to High Impedance, $tpHZ$		5 10 15	60 40 30	120 80 60	
High-Impedance to Output High, tPZH		5 10 15	110 50 40	220 100 80	ns
Output Low to High Impedance, tPLZ	See Fig. 14	5 10 15	125 65 55	250 130 110	713
High Impedance to Output Low, tPZL		5 10 15	125 55 40	250 110 80	
Transition Times: Low to High, t _{TLH}		5 10 15	100 50 40	200 100 80	ns
High to Low, tTHL		5 10 15	60 30 20	120 60 40	113
Input Capacitance, CIN	Any I	nput	5	7.5	pF
Output Capacitance, COUT			7-8	15	pF




Fig. 11 — Quiescent-device-current test circuit.




Fig. 12 - Input-voltage test circuit.




Fig. 13 - Input leakage current test circuit.





Fig. 14 — Disable delay times test circuit and waveforms.



Dimensions and Pad Layout for CD4502BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch.})$

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated