

HD74HC4538

Dual Precision Retriggerable/Resettable Monostable Multivibrators

REJ03D0654-0200
(Previous ADE-205-543)
Rev.2.00
Mar 30, 2006

Description

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one short. The HD74HC4538 is retriggerable. That is, it may be triggered repeatedly while their outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature. The output pulse equation is simply: $t_w = 0.7 (R) (C)$.

Features

- High Speed Operation: t_{pd} (A or B to Y) = 22 ns typ ($C_L = 50$ pF)
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: $V_{CC} = 2$ to 6 V
- Low Input Current: 1 μ A max
- Low Quiescent Supply Current
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74HC4538P	DILP-16 pin	PRDP0016AE-B (DP-16FV)	P	—
HD74HC4538FPEL	SOP-16 pin (JEITA)	PRSP0016DH-B (FP-16DAV)	FP	EL (2,000 pcs/reel)
HD74HC4538RPEL	SOP-16 pin (JEDEC)	PRSP0016DG-A (FP-16DNV)	RP	EL (2,500 pcs/reel)


Note: Please consult the sales office for the above package availability.

Function Table


Inputs			Outputs	
C_D	A	B	Q	$\bar{Q}$
L	X	X	L	H
H	L			
H		H		
H	H		Not triggered	
H		L	Not triggered	

X : Irrelevant

Pin Arrangement



Logic Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage range	V_{CC}	-0.5 to +7.0	V
Input voltage	V_{in}	-0.5 to $V_{CC} + 0.5$	V
Output voltage	V_{out}	-0.5 to $V_{CC} + 0.5$	V
DC input diode current	I_{IK}	± 20	mA
DC input diode current pin 2, 14	I_{IK}	± 30	mA
DC output diode current	I_{OK}	± 20	mA
DC current drain per pin	I_{out}	± 25	mA
DC current drain per V_{CC} , GND	I_{CC} , I_{GND}	± 50	mA
Power dissipation per package	P_T	500	mW
Storage temperature	T_{stg}	-65 to +150	°C

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	2 to 6	V	
Input / Output voltage	V_{IN} , V_{OUT}	0 to V_{CC}	V	
Operating temperature	T_a	-40 to 85	°C	
Input rise / fall time ^{*1}	t_r , t_f	0 to 1000	ns	$V_{CC} = 2.0$ V
		0 to 500		$V_{CC} = 4.5$ V
		0 to 400		$V_{CC} = 6.0$ V

Note: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.

Electrical Characteristics


Item	Symbol	V _{CC} (V)	Ta = 25°C			Ta = -40 to+85°C		Unit	Test Conditions	
			Min	Typ	Max	Min	Max			
Input voltage	V _{IH}	2.0	1.5	—	—	1.5	—	V		
		4.5	3.15	—	—	3.15	—			
		6.0	4.2	—	—	4.2	—			
	V _{IL}	2.0	—	—	0.5	—	0.5	V		
		4.5	—	—	1.35	—	1.35			
		6.0	—	—	1.8	—	1.8			
Output voltage	V _{OH}	2.0	1.9	2.0	—	1.9	—	V	Vin = V _{IH} or V _{IL}	I _{OH} = -20 μA
		4.5	4.4	4.5	—	4.4	—			I _{OH} = -4 mA
		6.0	5.9	6.0	—	5.9	—			I _{OH} = -5.2 mA
		4.5	4.18	—	—	4.13	—			
		6.0	5.68	—	—	5.63	—			
	V _{OL}	2.0	—	0.0	0.1	—	0.1	V	Vin = V _{IH} or V _{IL}	I _{OL} = 20 μA
		4.5	—	0.0	0.1	—	0.1			
		6.0	—	0.0	0.1	—	0.1			
		4.5	—	—	0.26	—	0.33			I _{OL} = 4 mA
		6.0	—	—	0.26	—	0.33			I _{OL} = 5.2 mA
Input current	I _{in}	6.0	—	—	±0.1	—	±1.0	μA	Vin = V _{CC} or GND	
Quiescent supply current (standby state)	I _{CC}	6.0	—	—	130	—	220	μA	Vin = V _{CC} or GND, Q _A = Q _B = GND, I _{out} = 0 μA	
Current drain (active state)	I _{CC}	6.0	—	—	130	—	220	μA	Vin = V _{CC} or GND, Q _A = Q _B = V _{CC} Pin 2, 14 = 0.5 V _{CC}	

Switching Characteristics ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Item	Symbol	$V_{CC} \text{ (V)}$	$T_a = 25^\circ\text{C}$			$T_a = -40 \text{ to } +85^\circ\text{C}$		Unit	Test Conditions
			Min	Typ	Max	Min	Max		
Propagation delay time	t_{PLH}	2.0	—	—	235	—	295	ns	A or B to Q
		4.5	—	22	47	—	59		
		6.0	—	—	40	—	50		
	t_{PHL}	2.0	—	—	260	—	325	ns	A or B to $\bar{Q}$
		4.5	—	23	52	—	65		
		6.0	—	—	44	—	55		
	t_{PHL}	2.0	—	—	235	—	295	ns	C_D to Q
		4.5	—	17	47	—	59		
		6.0	—	—	40	—	50		
Pulse width	t_w	2.0	80	—	—	100	—	ns	A, B, C_D
		4.5	16	—	—	20	—		
		6.0	14	—	—	17	—		
Output pulse width	t_{WQ}	3.0	—	150	—	—	—	ns	$R_X = 1 \text{ k}\Omega$, $C_X = 12 \text{ pF}$
		5.0	—	100	—	—	—		
		3.0	—	—	—	—	—	μs	$R_X = 10 \text{ k}\Omega$, $C_X = 100 \text{ pF}$
		5.0	—	1.3	—	—	—		
		3.0	—	—	—	—	—	μs	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$
		5.0	—	9	—	—	—		
		3.0	—	—	—	—	—	μs	$R_X = 10 \text{ k}\Omega$, $C_X = 10000 \text{ pF}$
		5.0	—	70	—	—	—		
Pulse width match between circuits in the same package	Δt_{WQ}	5.0	—	± 0.1	—	—	—	%	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$

Caution in use: In order to prevent any malfunctions due to noise, connect a high frequency performance capacitor between V_{CC} and GND, and keep the wiring between the External components and Cext, Rext/Cext pins as short as possible.

Test Circuit



Circuit Operation

Figure 3 shows the HC4538 configured in the retriggerable mode. Briefly, the device operates as follows (refer to figure 1): In the quiescent state, the external timing capacitor, C_X , is charged to V_{CC} . When a trigger occurs, the Q output goes high and C_X discharges quickly to the lower reference voltage ($V_{ref\ Lower} \approx 1/3 V_{CC}$). C_X then charges, through R_X , back up to the upper reference voltage ($V_{ref\ Upper} \approx 2/3 V_{CC}$), at which point the one-shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the function diagram (figure 1) and the timing diagram (figure 2)

Quiescent State

In the quiescent state, before an input trigger appears; the output latch is high and the reset latch is high (1 in figure 2). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (2 figure 2).

The output of the trigger-control circuit is low (3), and transistors M1, M2, and M3 are turned off. The external timing capacitor, C_X , is charged to V_{CC} (4), and the upper reference circuit has a low output (5). Transistor M4 is turned on and analog switch S1 is turned off. Thus the lower reference circuit has V_{CC} at the noninverting input and a resulting low output (6).

In addition, the output of the trigger-control reset circuit is low.

Trigger Operation

The HC4538 is triggered by either a rising-edge signal as input A (7) or a falling-edge signal at input B (8), with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger-control circuit to go high (9). The trigger-control circuit going high simultaneously initiates three events. First, the output latch goes low, thus taking the Q output of the HC4538 to a high state (10). Second, transistor M3 is turned on, which allows the external timing capacitor, C_X , to rapidly discharge toward ground (11). (Note that the voltage across C_X appears at the input of the upper reference circuit comparator). Third, transistor M4 is turned off and analog switch S1 is turned on, thus allowing the voltage across C_X to also appear at the input of the lower reference circuit comparator.

When C_X discharges to the reference voltage of the lower reference circuit (12), the outputs of both reference circuits will be high (13). The trigger-control circuit flip-flop to a low state (14). This turns transistor M3 off again, allowing C_X to begin to charge back up toward V_{CC} , with a time constant $t = R_X C_X$ (15). In addition, transistor M4 is turned on and analog switch S1 is turned off. Thus a high voltage level is applied to the input of the lower reference circuit comparator, causing its output to go low (16). The monostable multivibrator may be retriggered at any time after the trigger-control circuit goes low.

When C_X charges up to the reference voltage of the upper reference circuit (17), the output of the upper reference circuit goes low (18). This causes the output latch to toggle, taking the Q output of the HC4538 to a low state (19), and completing the time-out cycle.

Reset Operation

A low voltage applied to the Reset pin always forces the Q output of the HC4538 to a low state.

The timing diagram illustrates the case in which reset occurs (20) while C_X is charging up toward the reference voltage of the upper reference circuit (21). When a reset occurs, the output of the reset latch goes low (22), turning on transistor M1. Thus C_X is allowed to quickly charge up to V_{CC} (23) to await the next trigger signal.

Retrigger Operation

When used in the retriggerable mode (figure 3), the HC4538 may be retriggered during timing out of the output pulse at any time after the trigger-control circuit flip-flop has been reset (24). Because the trigger-control circuit flip-flop resets shortly after C_X has discharged to the reference voltage of the lower reference circuit (25), the minimum retrigger time, t_{tr} (Switching Waveform 1) is a function of internal propagation delays and the discharge time of C_X :

Figure 4 shows the device configured in the non-retriggerable mode.

Power-Down Considerations

Large values of C_X may cause problems when powering down the HC4538 because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC} \cdot C_X / (30 \text{ mA})$. For example, if $V_{CC} = 5 \text{ V}$ and $C_X = 15 \mu\text{F}$, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \cdot (15 \mu\text{F}) / 30 \text{ mA} = 2.5 \text{ ms}$. This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{CC} to zero voltage occurs, the HC4538 may sustain damage. To avoid this possibility, use an external clamping diode.




Figure 1. Function Diagram




Figure 2. Timing Diagram




Figure 3. Retriquerable Monostable Circuitry









Figure 4. Nonritriggerable Monostable Circuitry



Application Data









Package Dimensions



JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SOP16-3.95x9.9-1.27	PRSP0016DG-A	FP-16DNV	0.15g



Terminal cross section
(Ni/Pd/Au plating)

NOTE)
1. DIMENSIONS**1 (Nom)**AND**2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION**3 DOES NOT
INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	9.90	10.30
E	—	3.95	—
A ₂	—	—	—
A ₁	0.10	0.14	0.25
A	—	—	1.75
b _p	0.34	0.40	0.46
b ₁	—	—	—
c	0.15	0.20	0.25
c ₁	—	—	—
θ	0°	—	8°
H _E	5.80	6.10	6.20
e	—	1.27	—
x	—	—	0.25
y	—	—	0.15
Z	—	—	0.635
L	0.40	0.60	1.27
L ₁	—	1.08	—

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510