

# FDS3601

## 100V Dual N-Channel PowerTrench® MOSFET



### General Description

These N-Channel MOSFETs have been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{DS(ON)}$  specifications. The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

### Features

- 1.3 A, 100 V.  $R_{DS(ON)} = 480 \text{ m}\Omega$  @  $V_{GS} = 10 \text{ V}$   
 $R_{DS(ON)} = 530 \text{ m}\Omega$  @  $V_{GS} = 6 \text{ V}$
- Fast switching speed
- Low gate charge (3.7nC typical)
- High performance trench technology for extremely low  $R_{DS(ON)}$
- High power and current handling capability



### Absolute Maximum Ratings

$T_A=25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DSS}$	Drain-Source Voltage	100	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current – Continuous (Note 1a)	1.3	A
	– Pulsed	6	
$P_D$	Power Dissipation for Dual Operation	2	W
	Power Dissipation for Single Operation (Note 1a)	1.6	
		1.0	
		0.9	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +175	°C

### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS3601	FDS3601	13"	12mm	2500 units


## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain-Source Avalanche Ratings (Note 2)</b>						
$W_{DSS}$	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 50\text{ V}$ , $I_D = 1.3\text{ A}$			26	$\text{mJ}$
$I_{AR}$	Drain-Source Avalanche Current				1.3	$\text{A}$
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}$ , $I_D = 250\text{ }\mu\text{A}$	100			$\text{V}$
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , Referenced to $25^\circ\text{C}$		105		$\text{mV/}^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 80\text{ V}$ , $V_{GS} = 0\text{ V}$			10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage, Forward	$V_{GS} = 20\text{ V}$ , $V_{DS} = 0\text{ V}$			100	$\text{nA}$
$I_{GSSR}$	Gate-Body Leakage, Reverse	$V_{GS} = -20\text{ V}$ , $V_{DS} = 0\text{ V}$			-100	$\text{nA}$
<b>On Characteristics (Note 2)</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\text{ }\mu\text{A}$	2	2.6	4	$\text{V}$
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , Referenced to $25^\circ\text{C}$		-5		$\text{mV/}^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}$ , $I_D = 1.3\text{ A}$	350	480	$\text{m}\Omega$	
		$V_{GS} = 6\text{ V}$ , $I_D = 1.3\text{ A}$	376	530		
		$V_{GS} = 10\text{ V}$ , $I_D = 1.3\text{ A}$ , $T_J = 125^\circ\text{C}$	664	955		
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10\text{ V}$ , $V_{DS} = 10\text{ V}$	3			$\text{A}$
$g_{FS}$	Forward Transconductance	$V_{DS} = 5\text{ V}$ , $I_D = 1.3\text{ A}$		3.6		$\text{S}$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 50\text{ V}$ , $V_{GS} = 0\text{ V}$ , $f = 1.0\text{ MHz}$		153		$\text{pF}$
$C_{oss}$	Output Capacitance			5		$\text{pF}$
$C_{rss}$	Reverse Transfer Capacitance			1		$\text{pF}$
<b>Switching Characteristics (Note 2)</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 50\text{ V}$ , $I_D = 1\text{ A}$ , $V_{GS} = 10\text{ V}$ , $R_{GEN} = 6\Omega$		8	16	$\text{ns}$
$t_r$	Turn-On Rise Time			4	8	$\text{ns}$
$t_{d(off)}$	Turn-Off Delay Time			11	20	$\text{ns}$
$t_f$	Turn-Off Fall Time			6	12	$\text{ns}$
$Q_g$	Total Gate Charge	$V_{DS} = 50\text{ V}$ , $I_D = 1.3\text{ A}$ , $V_{GS} = 10\text{ V}$		3.7	5	$\text{nC}$
$Q_{gs}$	Gate-Source Charge			0.8		$\text{nC}$
$Q_{gd}$	Gate-Drain Charge			1		$\text{nC}$
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				1.3	$\text{A}$
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = 1.3\text{ A}$ (Note 2)		0.8	1.2	$\text{V}$

### Notes:


- $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0CA}$  is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

## Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.  
Transient thermal response will change depending on the circuit board design.

## SOIC-8 Tape and Reel Data




### SOIC(8lds) Packaging Configuration: Figure 1.0




#### Packaging Description:

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13" or 330cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 500 units per 7" or 177cm diameter reel. The and some other options are further described in the Packaging Information table.

These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.




### SOIC-8 Unit Orientation



#### Barcode Label sample




### SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0



## SOIC-8 Tape and Reel Data, continued

### SOIC(8lds) Embossed Carrier Tape

Configuration: Figure 3.0




User Direction of Feed


Dimensions are in millimeter

Pkg type	A0	B0	W	D0	D1	E1	E2	F	P1	P0	K0	T	Wc	Tc
SOIC(8lds) (12mm)	5.30 +/-0.10	6.50 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/-0.150	9.2 +/-0.3	0.06 +/-0.02


Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)  
Component Rotation




Sketch B (Top View)  
Component Rotation



Sketch C (Top View)  
Component lateral movement

### SOIC(8lds) Reel Configuration: Figure 4.0





Dimensions are in inches and millimeters

Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

## SOIC-8 Package Dimensions

**FAIRCHILD**  
SEMICONDUCTOR™


## SOIC-8 (FS PKG Code S1)



Scale 1:1 on letter size paper

Dimensions shown below are in:  
inches [millimeters]

Part Weight per unit (gram): 0.0774



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sup>TM</sup>	FAST <sup>®</sup>	OPTOPLANAR <sup>TM</sup>	STAR*POWER <sup>TM</sup>
Bottomless <sup>TM</sup>	FASTR <sup>TM</sup>	PACMAN <sup>TM</sup>	Stealth <sup>TM</sup>
CoolFET <sup>TM</sup>	FRFET <sup>TM</sup>	POP <sup>TM</sup>	SuperSOT <sup>TM</sup> -3
CROSSVOLT <sup>TM</sup>	GlobalOptoisolator <sup>TM</sup>	Power247 <sup>TM</sup>	SuperSOT <sup>TM</sup> -6
DenseTrench <sup>TM</sup>	GTO <sup>TM</sup>	PowerTrench <sup>®</sup>	SuperSOT <sup>TM</sup> -8
DOME <sup>TM</sup>	HiSeC <sup>TM</sup>	QFET <sup>TM</sup>	SyncFET <sup>TM</sup>
EcoSPARK <sup>TM</sup>	ISOPLANAR <sup>TM</sup>	QS <sup>TM</sup>	TinyLogic <sup>TM</sup>
E <sup>2</sup> CMOS <sup>TM</sup>	LittleFET <sup>TM</sup>	QT Optoelectronics <sup>TM</sup>	TruTranslation <sup>TM</sup>
EnSigna <sup>TM</sup>	MicroFET <sup>TM</sup>	Quiet Series <sup>TM</sup>	UHC <sup>TM</sup>
FACT <sup>TM</sup>	MICROWIRE <sup>TM</sup>	SILENT SWITCHER <sup>®</sup>	UltraFET <sup>®</sup>
FACT Quiet Series <sup>TM</sup>	OPTOLOGIC <sup>TM</sup>	SMART START <sup>TM</sup>	VCX <sup>TM</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.