

September 1983 Revised February 1999

# MM74HC221A Dual Non-Retriggerable Monostable Multivibrator

### **General Description**

The MM74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The MM74HC221A can be triggered on the positive transition of the clear while A is held LOW and B is held HIGH.

The MM74HC221A is a non-retriggerable, and therefore cannot be retriggered until the output pulse times out.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply:  $PW = (R_{EXT})$ ; where PW

is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

### **Features**

- Typical propagation delay: 40 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to ∞ (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs enable infinite signal input rise or fall times


### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC221AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC221ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC221AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC221AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), MS-001, 0,300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

### **Connection Diagrams**

Pin Assignments for DIP, SOIC, SOP and TSSOP



**Timing Component** 



Note: Pin 6 and Pin 14 must be hard-wired to GND

© 1999 Fairchild Semiconductor Corporation DS0053


DS005325.prf

# **Truth Table**

	Inputs	Outputs		
Clear	Clear A		Q	Q
L	Х	Х	L	Н
x	н	x	L	Н
x	x	L	L	Н
Н	L	1	-7-	ъ
н	↓	Н	-7-	7.
1	L	Н	ъ.	ᇺ

- H = HIGH Level
  L = LOW Level
  ↑= Transition from LOW-to-HIGH
  ↓= Transition from HIGH-to-LOW
  ¬= One HIGH Level Pulse
  ¬= One LOW Level Pulse
  X = Irrelevant

## **Logic Diagram**



# Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$
DC Input Voltage (V <sub>IN</sub> )	$-1.5V$ to $V_{CC}+1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to $V_{\rm CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 m <b>A</b>
DC Output Current, per pin (I <sub>OUT</sub> )	±25 m <b>A</b>
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 m <b>A</b>
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 m <b>W</b>
S.O. Package only	500 m <b>W</b>
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Maximum Input Rise and Fall			
Time (Clear Input)			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

## DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units
- Cynnbon				Тур		Guaranteed L	imits	513
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	v
			6.0V		4.2	4.2	4.2	v
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.3	0.3	0.3	V
	Input Voltage		4.5V		0.9	0.9	0.9	v
			6.0V		1.2	1.2	1.2	v
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	v
			4.5V	4.5	4.4	4.4	4.4	v
			6.0V	6.0	5.9	5.9	5.9	l v l
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	v
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	v
V <sub>OL</sub>	Maximum LOW Level	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	Output Voltage	l <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	v
			4.5V	0	0.1	0.1	0.1	v
			6.0V	0	0.1	0.1	0.1	v
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	0.2	0.26	0.33	0.4	v
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	v
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.5	±5.0	±5.0	μА
	(Pins 7, 15)							
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μА
	(all other pins)							
lcc	Maximum Quiescent Supply	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		8.0	80	160	μА
	Current (standby)	I <sub>OUT</sub> = 0 μA						
l <sub>cc</sub>	Maximum Active Supply	V <sub>IN</sub> = V <sub>CC</sub> or GND	2.0V	36	80	110	130	μА
	Current (per monostable)	R/C <sub>EXT</sub> = 0.5V <sub>CC</sub>	4.5V	0.33	1.0	1.3	1.6	mA
			6.0V	0.7	2.0	2.6	3.2	mA

Note 4: For a power supply of 5V ±10% the worst-case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>H</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# AC Electrical Characteristics $V_{CC}$ = 5V, $T_A$ = 25°C, $C_L$ = 15 pF, $t_r$ = $t_i$ = 6 ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PLH</sub>	Maximum Trigger Propagation		22	36	ns
	Delay A, B or Clear to Q				
t <sub>PHL</sub>	Maximum Trigger Propagation		25	42	ns
	Delay A, B or Clear to Q				
t <sub>PHL</sub>	Maximum Propagation Delay Clear to Q		20	31	ns
t <sub>PLH</sub>	Maximum Propagation Delay Clear to Q		22	33	ns
tw	Minimum Pulse Width A, B or Clear		14	26	ns
t <sub>REM</sub>	Minimum Clear Removal Time			0	ns
<sup>t</sup> wq(MIN)	Minimum Output Pulse Width	C <sub>EXT</sub> = 28 pF	400		ns
		$R_{EXT} = 2 k\Omega$			
twa	Output Pulse Width	C <sub>EXT</sub> = 1000 pF	10		μs
		$R_{EXT} = 10 k\Omega$			

## **AC Electrical Characteristics**

 $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns (unless otherwise specified)}$ 

Symbol	Parameter	Conditions		Vcc	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units
Symbol	rarameter	Conditio	Conditions		Тур		Guaranteed Limits		
t <sub>PLH</sub>	Maximum Trigger Propagation			2.0V	77	169	194	210	ns
	Delay A, B or Clear to Q			4.5V	26	42	51	57	ns
				6.0V	21	32	39	44	ns
t <sub>PHL</sub>	Maximum Trigger Propagation			2.0V	88	197	229	250	ns
	Delay A, B or Clear to Q			4.5V	29	48	60	67	ns
				6.0V	24	38	46	51	ns
t <sub>PHL</sub>	Maximum Propagation			2.0V	54	114	132	143	ns
	Delay Clear to Q			4.5V	23	34	41	45	ns
				6.0V	19	28	33	36	ns
t <sub>PLH</sub>	Maximum Propagation			2.0V	56	116	135	147	ns
	Delay Clear to Q			4.5V	25	36	42	46	ns
				6.0V	20	29	34	37	ns
tw	Minimum Pulse Width			2.0V	57	123	144	157	ns
	A, B, Clear			4.5V	17	30	37	42	ns
				6.0V	12	21	27	30	ns
t <sub>REM</sub>	Minimum Clear			2.0V		0	0	0	ns
	Removal Time			4.5V		0	0	0	ns
				6.0V		0	0	0	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output			2.0V	30	75	95	110	ns
	Rise and Fall Time			4.5V	8	15	19	22	ns
				6.0V	7	13	16	19	ns
twq(MIN)	Minimum Output	C <sub>EXT</sub> = 28 pF		2.0V	1.5				μs
	Pulse Width		$R_{EXT} = 2 k\Omega$		450				ns
		$R_{EXT} = 6 k\Omega (V_0)$	<sub>CC</sub> = 2V)	6.0V	380				ns
twa	Output Pulse Width	C <sub>EXT</sub> = 0.1 μF	Min	5.0V	1	0.9	0.86	0.85	ms
		$R_{EXT} = 10 \text{ k}\Omega$							
			Max	5.0V	1	1.1	1.14	1.15	ms
C <sub>PD</sub>	Power Dissipation				87				рF
	Capacitance (Note 5)								
C <sub>IN</sub>	Maximum Input				12	20	20	20	рF
	Capacitance (Pins 7 & 15)								
C <sub>IN</sub>	Maximum Input				6	10	10	10	рF
	Capacitance (other inputs)								

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ 



### TRIGGER OPERATION

As shown in Figure 1 and the logic diagram before an input trigger occurs, the monostable is in the quiescent state with the Q output LOW, and the timing capacitor  $C_{\mbox{\footnotesize{EXT}}}$  completely charged to  $\ensuremath{V_{\text{CC}}}.$  When the trigger input A goes from V<sub>CC</sub> to GND (while inputs B and clear are held to V<sub>CC</sub>) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N11. At the same time the output latch is set. With transistor N1 on, the capacitor  $C_{\text{EXT}}$  rapidly discharges toward GND until  $V_{\mbox{\scriptsize REF1}}$  is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor CFXT begins to charge through the timing resistor,  $R_{\text{EXT}}$ , toward  $V_{\text{CC}}.$  When the voltage across  $C_{\text{EXT}}$ equals  $V_{\text{REF2}}$ , comparator C2 changes state causing the output latch to reset (Q goes LOW) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next


A valid trigger is also recognized when trigger input B goes from GND to  $V_{CC}$  (while input A is at GND and input clear is at  $V_{CC}$ 2). The MM74HC221 can also be triggered when clear goes from GND to  $V_{CC}$  (while A is at Gnd and B is at  $V_{CC}$ 6).


It should be noted that in the quiescent state  $C_{\text{EXT}}$  is fully charged to  $V_{\text{CC}}$  causing the current through resistor  $R_{\text{EXT}}$  to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the MM74HC221 is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of  $C_{\text{EXT}}$ ,  $R_{\text{EXT}}$ , or the duty cycle of the input waveform.

The MM74HC221 is non-retriggerable and will ignore input transitions on A and B until it has timed out 3 and 4.


#### **RESET OPERATION**


These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to  $V_{CC}$  by turning on transistor Q1 5. When the voltage on the capacitor reaches  $V_{REF2}$ , the reset latch will clear and then be ready to accept another pulse. If the clear input is held LOW, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.





7





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.