NOT RECOMMENDED FOR NEW DESIGN

For new design, refer to TCM3105

description

The TCM3101 is a single-chip asynchronous Frequency Shift Keying (FSK) modem that uses silicon gate CMOS technology to implement a switched capacitor architecture. It is pin selectable (TXR1, TXR2, and TRS inputs) for a wide range of transmit/receive baud rates and is compatible with the applicable Bell 202 or CCITT V23 specifications. Operation is fully reversible, thereby allowing both forward and backward channels to be used simultaneously.

DUAL-IN-LINE PACKAGE						
	(TO	P VIEW	/)			
V _{DD}		U ₁₆	oscz			
CLK	∐²	15	OSC1			
CDT	Цз	14				
RXA	□4	13	TXR1			
TRS	_	12	TXR2			
NC	□6	11	☐ TXA			
RXB	Q۶	10	CDL			
RXD	□ 8_	9	□ vss			

J

NC-No internal connection

The transmitter is a programmable frequency synthesizer that provides two output frequencies (on TXA), representing the 'marks' and 'spaces' of the digital signal present on the TXD input.

The receive section is responsible for the demodulation of the analog signal appearing at the RXA input and is based on the principle of frequency to voltage conversion. This section contains a group delay equalizer (to correct phase distortion), automatic gain control, carrier detect level adjustment, and bias distortion adjustment, thereby optimizing performance and giving the lowest possible bit error rate.

Carrier-detect information is given to the system by means of the carrier-detect circuits, which set a flag on the CDT output if the level of received in-band energy falls below a value set on the CDL input for a specified minimum duration.



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1985, Texas Instruments Incorporated

PIN		DESCRIPTION					
NO.	NAME	DESCRIPTION					
1	VDD	Positive supply voltage					
2	CLK	Output for a continuous clock signal output at 19.11 kHz (9.56 kHz for CCITT V23 600 baud)					
3	CDT	Carrier Detect Output, a low-level output that indicates carrier failure					
4	BXA	Receive Analog Input to which the received line signal must be ac coupled					
5	TRS	Transmit/Receive Standard Select Input, which, with TXR1 and TXR2, sets the standard bit rates and					
•		mark/space frequencies					
6	NC	No internal connection					
7	RXB	Receive Bias Adjust for external adjustment of the decision threshold of the final comparator to minimize bias					
		distortion					
-8	RXD	Receiver Digital Output for the demodulated received data in positive logic. The high logic level is a mark and					
		the low logic level is a space.					
9	Vss	Supply voltage (normally ground), connected to substrate					
10	CDL	Carrier Detect Level Adjust for external adjustment of carrier detect threshold					
11	TXA	Transmit Analog Output for the modulated signal, which must be ac coupled					
12	TXR2	Bit Bate Select 2 input, which, along with TXR1 and TRS, sets the bit rates and mark/space frequencies					
13	TXR1	Bit Rate Select 1 input, which, along with TXR2 and TRS, sets the bit rates and mark/space frequencies					
14	TXD	Transmit Digital Input for input data to the transmitter in positive logic. The high logic level is a mark and the					
		low logic level is a space. The data can be accepted at any speed from zero to the selected speed and may be					
		totally asynchronous.					
15	OSC1	Oscillator connections. The crystal (typically 4.4336 MHz) is connected to these pins. If an external clock is					
16	OSC2	used, OSC1 is left open and the clock is connected to OSC2.					

N Telecommunications Circuits





INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	-0.3 V to 10 V
Input voltage, V _I (any input)	0.3 to V _{DD}
Operating free-air temperature range	-10°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Clock frequency, fclock	4.4334 4	.4336	4.4338	MHz
Supply voltage, VDD	4	5	5.5	٧
High-level input voltage, VIH	2		VDD	V
Low-level input voltage, VIL	0		8.0	V
Analog input level, peak-to-peak (ac coupled)		0.3	0.78	V
Analog load impedance at TXA	50			kΩ
Operating free-air temperature range, TA	- 10		70	°C

electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
Voн	High-Level output voltage	RXD, CDT, CLK	$I_{OH} = -100 \mu A$,	V _{DD} = 5 V	2.4		VDD	V
VOL	Low-level output voltage	RXD, CDT, CLK	I _{OL} = 1.6 mA,	V _{DD} = 5 V	Vss		0.4	V
			V _{DD} = 4 V	$R_I = 50 k\Omega$		1.3		
	Analog output voltage level, peak-to-peak		$V_{DD} = 5 V$ $C_{l} = 100 \text{ pF}$	1.4	1.6	2	V	
		Ī	V _{DD} = 5.5 V	CL = 100 bi		1.75		
	Adjust voltage	RXB	V _{DD} = 5 V		2.5	2.7	3	V
	Adjust voltage	CDL	VDD = 5 V		2	3.2	4	<u> </u>
	Analog output dc offset				1 \	/DD/2		V
	Digital input current		$V_I = 0$ to V_{DD}				± 1	μA
	Analog input current						± 15	μА
	Bias input current	RXB, CDL				100	150	μΑ
			V _{DD} = 4 V			2	4	
IDD	DD Supply current		$V_{DD} = 5 V$			4	6	mA
			V _{DD} = 5.5 V			6	8	
Ci	C _i Input capacitance, all inputs		f = 1 MHz			10		pF
Co	Output capacitance, all out	puts	f = 1 MHz			10		pF
	Phase jitter						200	μS
	Bias distortion [†]						15%	
	Carrier detect threshold, of	f-on [‡]			- 45.5		-43	dBm
	Carrier detect threshold, or	ı-off [‡]			- 48		-45.5	dBm
	Carrier detect hysteresis				2.5	2.8		dBm
td(off-on)	Carrier detect delay time		RX = 600 or 1200 bps		12		25	ms
td(on-off)	td(on-off) Carrier detect delay time		117 = 300 01 120	o bps	12		20	ms

[†]Bias distortion is the departure from a 50% duty cycle when a series of alternating mark and space tones are received.



[‡]This is the threshold with the CDL input properly adjusted.

PRINCIPLES OF OPERATION

The TCM3101 FSK modem is made up of four functional circuits. The circuits are the transmitter, the receiver, a carrier detector, and control and timing (See Figure 1).




FIGURE 1. TCM3101 SYSTEM PARTITIONING

transmitter

The transmitter comprises a phase coherent FSK modulator, a transmit filter, and a transmit amplifier. The modulator is a programmable frequency synthesizer that derives the output frequencies by variable division of the oscillator frequency (4.4336 MHz). The division ratio is set by the states of the Transmit/Receive Standard input (TRS), the Bit Rate Select inputs (TXR1 and TXR2), and the Digital Data input (TXD).

The transmit frequency assignments are given in Table 1. The data convention is that a high logic level equals a mark and a low logic level equals a space.

TRS	STANDARD	TXR1	TXR2	TRANSMITTER BIT RATE	TXD	TX FREQUENCY (Hz)	
		T	· .	75	Н	М	390
		Н	L	/5	L	s	450
			l		Н	M	1300
L or H	CCITT V23	L	н	600	L	s	1700
		l .			Н	м	1300
	-	LLL	1200	L	s	2100	
		T			Н	М	387
		Н	L	150	L	s	487
CLK	BELL 202	L X			н	м	1200
			1200	Ł	S	2200	
.,				2	l v	TRAN	SMITTER
Х		н	н	0	×	DIS	ABLED

TABLE 1. TRANSMIT FREQUENCY ASSIGNMENTS

A switched-capacitor low-pass filter limits the harmonics and noise outside the transmit band and the characteristics of this filter are set by the frequency select inputs as previously described. The harmonics introduced by the transmit filter clock are removed by a continuous low-pass filter.

The transmitter output level varies with power supply voltage and so must be compensated in the 2-wire to 4-wire converter to give a constant output level to the line.



receiver

A continuous low-pass anti-aliasing filter is followed by the receive amplifier, which automatically controls the gain to give a constant output level from the receive filter. The receive filter limits the bandwidth of the signal presented to the demodulator, reducing out-of-band interference, and has very high rejection of 75- and 150-baud backward channel frequencies. These are typically present at much higher levels than the received signal. The receiver bit rate assignments are given in Table 2.

TABLE 2. RECEIVER BIT RATE ASSIGNMENTS

TRS	STANDARD	RECEIVE BIT RATE	CLK FREQUENCY (kHz)	
Н	CCITT V23	600	9.56	
Ł	CCITT V23	1200	19.11	
CLK	BELL 202	1 1200	19.11	

The group delay equalizer is a switched-capacitor network that compensates the delay introduced by the receive filter and the network. The output from the equalizer is then limited to give an FSK modulated squarewave that is presented to the demodulator.

The demodulator is an edge-triggered multivibrator that triggers off positive- and negative-going edges. The output of the demodulator is, therefore, a stream of constant-length pulses at a frequency that is double the frequency of the limited input signal. The dc component of this signal is proportional to the received frequency and is extracted by a switched-capacitor, low-pass, post-demodulator filter.

The variation of dc level with received frequency is presented to a comparator that slices at a level externally fixed by the RXB bias adjustment pin. This voltage depends on received bit rate and internal offsets. The comparator output is then the received data at the RXD output.

carrier detect

The carrier detect circuits comprise an energy detector and digital delay. The energy detector compares the total signal level at the output of the receive filter to an externally set threshold level on the CDL input. The comparator has a 2.5-dB hysteresis and a delay to allow for momentary signal loss and to prevent oscillation. The output of the detector is available on the CDT pin where a high level indicates that a carrier is present.

control and timing

An on-chip oscillator runs from an external 4.4336-MHz crystal connected between the OSC1 and OSC2 pins or an external signal driving OSC1. A clock signal equal to 16 times the selected receive bit rate is available on the CLK output.

The single-supply rail means that all analog functions are referenced to an internally generated reference. All analog inputs and output must be ac coupled.



TYPICAL APPLICATION INFORMATION




FIGURE 2. TYPICAL SYSTEM CONFIGURATION

TYPICAL APPLICATION INFORMATION




FIGURE 3. TELEPHONE LINE INTERFACE CIRCUIT

TYPICAL APPLICATION INFORMATION




FIGURE 4. SIMPLIFIED TELEPHONE LINE INTERFACE CIRCUIT