- Member of the Texas Instruments Widebus™ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 512 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates up to 50 MHz
- 3-State Outputs
- Pin-to-Pin Compatible With SN74ACT7806 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil Package Using 25-mil Center-to-Center Spacing

**DL PACKAGE**
**(TOP VIEW)**

| | | | |
|---|---|---|---|
| $\overline{\text{RESET}}$ | 1 | 56 | $\overline{\text{OE}}$ |
| D17 | 2 | 55 | Q17 |
| D16 | 3 | 54 | Q16 |
| D15 | 4 | 53 | Q15 |
| D14 | 5 | 52 | GND |
| D13 | 6 | 51 | Q14 |
| D12 | 7 | 50 | $V_{CC}$ |
| D11 | 8 | 49 | Q13 |
| D10 | 9 | 48 | Q12 |
| $V_{CC}$ | 10 | 47 | Q11 |
| D9 | 11 | 46 | Q10 |
| D8 | 12 | 45 | Q9 |
| GND | 13 | 44 | GND |
| D7 | 14 | 43 | Q8 |
| D6 | 15 | 42 | Q7 |
| D5 | 16 | 41 | Q6 |
| D4 | 17 | 40 | Q5 |
| D3 | 18 | 39 | $V_{CC}$ |
| D2 | 19 | 38 | Q4 |
| D1 | 20 | 37 | Q3 |
| D0 | 21 | 36 | Q2 |
| HF | 22 | 35 | GND |
| $\overline{\text{PEN}}$ | 23 | 34 | Q1 |
| AF/AE | 24 | 33 | Q0 |
| LDCK | 25 | 32 | UNCK |
| NC | 26 | 31 | NC |
| NC | 27 | 30 | NC |
| $\overline{\text{FULL}}$ | 28 | 29 | $\overline{\text{EMPTY}}$ |

NC – No internal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7804 is a 512-word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 512. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full ($\overline{\text{FULL}}$), empty ($\overline{\text{EMPTY}}$), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The $\overline{\text{FULL}}$ output is low when the memory is full and high when the memory is not full. The $\overline{\text{EMPTY}}$ output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 256 or more words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable ($\overline{\text{PEN}}$) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (512 – Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (511 – Y) words.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

**TEXAS INSTRUMENTS**

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

# SN74ACT7804
# 512 × 18 STROBED FIRST-IN, FIRST-OUT MEMORY

## description (continued)

A low level on the reset ($\overline{\text{RESET}}$) input resets the internal stack pointers and sets $\overline{\text{FULL}}$ high, AF/AE high, HF low, and $\overline{\text{EMPTY}}$ low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

The first word loaded into empty memory causes $\overline{\text{EMPTY}}$ to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable ($\overline{\text{OE}}$) input is high.

The SN74ACT7804 is characterized for operation from 0°C to 70°C.

## logic symbol†

| | | | | |
|---|---|---|---|---|
| | | Φ | | |
| | | FIFO 512 × 18 | | |
| | | SN74ACT7804 | | |
| $\overline{\text{RESET}}$ | 1 | RESET | FULL | 28 $\overline{\text{FULL}}$ |
| LDCK | 25 | LDCK | HALF-FULL | 22 HF |
| UNCK | 32 | UNCK | ALMOST FULL/EMPTY | 24 AF/AE |
| $\overline{\text{OE}}$ | 56 | EN1 | EMPTY | 29 $\overline{\text{EMPTY}}$ |
| $\overline{\text{PEN}}$ | 23 | PROGRAM ENABLE | | |

| Input | Pin | | | Pin | Output |
|---|---|---|---|---|---|
| D0 | 21 | 0 | | 33 | Q0 |
| D1 | 20 | | | 34 | Q1 |
| D2 | 19 | | | 36 | Q2 |
| D3 | 18 | | | 37 | Q3 |
| D4 | 17 | | | 38 | Q4 |
| D5 | 16 | | | 40 | Q5 |
| D6 | 15 | | | 41 | Q6 |
| D7 | 14 | | | 42 | Q7 |
| D8 | 12 | | | 43 | Q8 |
| D9 | 11 | Data > Data > 1 ▽ | | 45 | Q9 |
| D10 | 9 | | | 46 | Q10 |
| D11 | 8 | | | 47 | Q11 |
| D12 | 7 | | | 48 | Q12 |
| D13 | 6 | | | 49 | Q13 |
| D14 | 5 | | | 51 | Q14 |
| D15 | 4 | | | 53 | Q15 |
| D16 | 3 | | | 54 | Q16 |
| D17 | 2 | 17 | | 55 17 | Q17 |

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



## Terminal Functions

| TERMINAL | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| AF/AE | 24 | O | Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (512 – Y) or more words. AF/AE is high after reset. |
| D0–D17 | 2–9, 11–12, 14–21 | I | 18-bit data input port |
| $\overline{\text{EMPTY}}$ | 29 | O | Empty flag. $\overline{\text{EMPTY}}$ is low when the FIFO is empty. A FIFO reset also causes $\overline{\text{EMPTY}}$ to go low. |
| $\overline{\text{FULL}}$ | 28 | O | Full flag. $\overline{\text{FULL}}$ is low when the FIFO is full. A FIFO reset causes $\overline{\text{FULL}}$ to go high. |
| HF | 22 | O | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| LDCK | 25 | I | Load clock. Data is written to the FIFO on the rising edge of LDCK when $\overline{\text{FULL}}$ is high. |
| $\overline{\text{OE}}$ | 56 | I | Output enable. When $\overline{\text{OE}}$ is high, the data outputs are in the high-impedance state. |
| $\overline{\text{PEN}}$ | 23 | I | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D7 is latched as an AF/AE offset value when $\overline{\text{PEN}}$ is low and LDCK is high. |
| Q0–Q17 | 33–34, 36–38, 40–43, 45–49, 51, 53–55 | O | 18-bit data output port |
| $\overline{\text{RESET}}$ | 1 | I | Reset. A low level on $\overline{\text{RESET}}$ resets the FIFO and drives AF/AE and $\overline{\text{FULL}}$ high and HF and $\overline{\text{EMPTY}}$ low. |
| UNCK | 32 | I | Unload clock. Data is read from the FIFO on the rising edge of UNCK when $\overline{\text{EMPTY}}$ is high. |

## offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or fewer words or (512 – Y) or more words.

To program the offset values, $\overline{PEN}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding $\overline{PEN}$ low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 255 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 64, $\overline{PEN}$ must be held high.



**Figure 1. Programming X and Y Separately**

Define the AF/AE Flag Using
the Default Value of X and Y

Figure 2. Write, Read, and Flag Timing Reference

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, $V_{CC}$ ................................................................ –0.5 V to 7 V
Input voltage range, $V_I$ ................................................................... –0.5 V to 7 V
Voltage range applied to a disabled 3-state output ................................... –0.5 V to 5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1) ......................................... 74°C/W
Storage temperature range, $T_{stg}$ ............................................... –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions

| | | | 'ACT7804-20 | | 'ACT7804-25 | | 'ACT7804-40 | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| $V_{CC}$ | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $V_{IH}$ | High-level input voltage | | 2 | | 2 | | 2 | | V |
| $V_{IL}$ | Low-level input voltage | | | 0.8 | | 0.8 | | 0.8 | V |
| $I_{OH}$ | High-level output current | Q outputs, flags | | –8 | | –8 | | –8 | mA |
| $I_{OL}$ | Low-level output current | Q outputs | | 16 | | 16 | | 16 | mA |
| | | Flags | | 8 | | 8 | | 8 | |
| $T_A$ | Operating free-air temperature | | 0 | 70 | 0 | 70 | 0 | 70 | °C |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP[‡] | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| $V_{OH}$ | | $V_{CC}$ = 4.5 V, | $I_{OH}$ = –8 mA | 2.4 | | | V |
| $V_{OL}$ | Flags | $V_{CC}$ = 4.5 V, | $I_{OL}$ = 8 mA | | | 0.5 | V |
| | Q outputs | $V_{CC}$ = 4.5 V, | $I_{OL}$ = 16 mA | | | 0.5 | |
| $I_I$ | | $V_{CC}$ = 5.5 V, | $V_I$ = $V_{CC}$ or 0 | | | ±5 | µA |
| $I_{OZ}$ | | $V_{CC}$ = 5.5 V, | $V_O$ = $V_{CC}$ or 0 | | | ±5 | µA |
| $I_{CC}$ | | $V_{CC}$ = 5.5 V, | $V_I$ = $V_{CC}$ – 0.2 V or 0 | | | 400 | µA |
| $\Delta I_{CC}$[§] | | $V_{CC}$ = 5.5 V, | One input at 3.4 V, Other inputs at $V_{CC}$ or GND | | | 1 | mA |
| $C_i$ | | $V_I$ = 0, | f = 1 MHz | | 4 | | pF |
| $C_o$ | | $V_O$ = 0, | f = 1 MHz | | 8 | | pF |

[‡] All typical values are at $V_{CC}$ = 5 V, $T_A$ = 25°C.
[§] This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or $V_{CC}$.

## TEXAS INSTRUMENTS

## timing requirements over recommended operating conditions (see Figures 1 through 3)

| | | | 'ACT7804-20 | | 'ACT7804-25 | | 'ACT7804-40 | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| $f_{clock}$ | Clock frequency | | | 50 | | 40 | | 25 | MHz |
| $t_w$ | Pulse duration | LDCK high or low | 7 | | 8 | | 12 | | ns |
| | | UNCK high or low | 7 | | 8 | | 12 | | |
| | | $\overline{PEN}$ low | 7 | | 8 | | 12 | | |
| | | $\overline{RESET}$ low | 10 | | 10 | | 12 | | |
| $t_{su}$ | Setup time | D0–D17 before LDCK↑ | 5 | | 5 | | 5 | | ns |
| | | $\overline{PEN}$ before LDCK↑ | 5 | | 5 | | 5 | | |
| | | LDCK inactive before $\overline{RESET}$ high | 5 | | 6 | | 6 | | |
| $t_h$ | Hold time | D0–D17 after LDCK↑ | 0 | | 0 | | 0 | | ns |
| | | LDCK inactive after $\overline{RESET}$ high | 5 | | 6 | | 6 | | |
| | | $\overline{PEN}$ low after LDCK↑ | 3 | | 3 | | 3 | | |
| | | $\overline{PEN}$ high after LDCK↓ | 0 | | 0 | | 0 | | |

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7804-20 | | | 'ACT7804-25 | | 'ACT7804-40 | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|
| | | | MIN | TYP[†] | MAX | MIN | MAX | MIN | MAX | |
| $f_{max}$ | LDCK or UNCK | | 50 | | | 40 | | 25 | | MHz |
| $t_{pd}$ | LDCK↑ | Any Q | 9 | | 20 | 9 | 22 | 9 | 24 | ns |
| | UNCK↑ | | 6 | 11.5 | 15 | 6 | 18 | 6 | 20 | |
| $t_{pd}$[‡] | UNCK↑ | Any Q | | 10.5 | | | | | | ns |
| $t_{PLH}$ | LDCK↑ | $\overline{EMPTY}$ | 6 | | 15 | 6 | 17 | 6 | 19 | ns |
| $t_{PHL}$ | UNCK↑ | $\overline{EMPTY}$ | 6 | | 15 | 6 | 17 | 6 | 19 | ns |
| | $\overline{RESET}$ low | | 4 | | 16 | 4 | 18 | 4 | 20 | |
| | LDCK↑ | $\overline{FULL}$ | 6 | | 15 | 6 | 17 | 6 | 19 | |
| $t_{PLH}$ | UNCK↑ | FULL | 6 | | 15 | 6 | 17 | 6 | 19 | ns |
| | $\overline{RESET}$ low | | 4 | | 18 | 4 | 20 | 4 | 22 | |
| $t_{pd}$ | LDCK↑ | AF/AE | 7 | | 18 | 7 | 20 | 7 | 22 | ns |
| | UNCK↑ | | 7 | | 18 | 7 | 20 | 7 | 22 | |
| $t_{PLH}$ | $\overline{RESET}$ low | AF/AE | 2 | | 10 | 2 | 12 | 2 | 14 | ns |
| | LDCK↑ | HF | 5 | | 18 | 5 | 20 | 5 | 22 | |
| $t_{PHL}$ | UNCK↑ | HF | 7 | | 18 | 7 | 20 | 7 | 22 | ns |
| | $\overline{RESET}$ low | | 3 | | 12 | 3 | 14 | 3 | 16 | |
| $t_{en}$ | $\overline{OE}$ | Any Q | 2 | | 9 | 2 | 10 | 2 | 11 | ns |
| $t_{dis}$ | $\overline{OE}$ | Any Q | 2 | | 10 | 2 | 11 | 2 | 12 | ns |

[†] All typical values are at $V_{CC}$ = 5 V, $T_A$ = 25°C.
[‡] This parameter is measured at $C_L$ = 30 pF (see Figure 4).

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

| PARAMETER | | TEST CONDITIONS | | TYP | UNIT |
|---|---|---|---|---|---|
| $C_{pd}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $C_L$ = 50 pF, f = 5 MHz | 53 | pF |

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION

**LOAD CIRCUIT**

| PARAMETER | | S1 |
|---|---|---|
| $t_{en}$ | $t_{PZH}$ | Open |
| | $t_{PZL}$ | Closed |
| $t_{dis}$ | $t_{PHZ}$ | Open |
| | $t_{PLZ}$ | Closed |
| $t_{pd}$ | $t_{PLH}$ | Open |
| | $t_{PHL}$ | Open |

**VOLTAGE WAVEFORMS**
**SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS**
**PULSE DURATION**

**VOLTAGE WAVEFORMS**
**PROPAGATION DELAY TIMES**

**VOLTAGE WAVEFORMS**
**ENABLE AND DISABLE TIMES**

NOTE A: $C_L$ includes probe and jig capacitance.

**Figure 3. Load Circuit and Voltage Waveforms**

## TYPICAL CHARACTERISTICS

**PROPAGATION DELAY TIME**
**vs**
**LOAD CAPACITANCE**



**Figure 4**

**SUPPLY CURRENT**
**vs**
**CLOCK FREQUENCY**



**Figure 5**

## APPLICATION INFORMATION



**Figure 6. Word-Width Expansion: 512 × 36 Bits**

## PACKAGING INFORMATION

| Orderable Device | Status [1] | Package Type | Package Drawing | Pins | Package Qty | Eco Plan [2] | Lead/Ball Finish | MSL Peak Temp [3] |
|---|---|---|---|---|---|---|---|---|
| 1M7804-20DLG4 | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 1M7804-20DLRG4 | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-20DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-20DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-25DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-25DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-40DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT7804-40DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

**[1]** The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

**[2]** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
**TBD:** The Pb-Free/Green conversion plan has not been defined.
**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**[3]** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**DL (R-PDSO-G**)**                                                    **PLASTIC SMALL-OUTLINE PACKAGE**

**48 PINS SHOWN**

0.025 (0,635)

0.0135 (0,343)
0.008 (0,203)

⊕ 0.005 (0,13) Ⓜ

48                25

0.010 (0,25)
0.005 (0,13)

0.299 (7,59)
0.291 (7,39)

0.420 (10,67)
0.395 (10,03)

**Gage Plane**

0.010 (0,25)

0°–8°

0.040 (1,02)
0.020 (0,51)

1                24

**A**

0.110 (2,79) MAX          0.008 (0,20) MIN

**Seating Plane**

△ 0.004 (0,10)

| | **PINS **** | | |
|---|---|---|---|
| **DIM** | **28** | **48** | **56** |
| A MAX | 0.380 (9,65) | 0.630 (16,00) | 0.730 (18,54) |
| A MIN | 0.370 (9,40) | 0.620 (15,75) | 0.720 (18,29) |

**4040048 / E 12/01**

NOTES:  A.  All linear dimensions are in inches (millimeters).
         B.  This drawing is subject to change without notice.
         C.  Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
         D.  Falls within JEDEC MO-118

**TEXAS INSTRUMENTS**

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

**IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| **Products** | | **Applications** | |
|---|---|---|---|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:     Texas Instruments
                     Post Office Box 655303 Dallas, Texas 75265