MOTOROLA SEMICONDUCTOR I **TECHNICAL DATA**

Designer's Data Sheet

TMOS IV

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

This advanced E-FET is a TMOS power MOSFET designed to withstand high energy in the avalanche and commutation modes. This device is also designed with a low threshold voltage so it is fully enhanced with 5 Volts. This new energy efficient device also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.


- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors — $V_{GS(th)} = 2$ Voits Max
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C
- · Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS, VGS(th) and VDS(on) Specified at 150°C




MTP3055EL

Motorola Preferred Device

TMOS POWER FETs LOGIC LEVEL 12 AMPERES $R_{DS(on)} = 0.18 \text{ OHM}$ 60 VOLTS





MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	Vdc
Drain-Gate Voltage (RGS = 1 M Ω)	V _{DGR}	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \mu s$)	V _G s	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	12 26	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	40 0.32	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{ heta JC} R_{ heta JA}$	3 12 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	т∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design

Preferred device is a Motorola recommended choice for future use and best overall value.

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS			r · · · · ·		,
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V(BR)DSS	60	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0)	[IDSS	_	1 50	μΑ
(VDS = Rated VDSS, VGS = 0, TJ = 150°C) Gate-Body Leakage Current, Forward (VGSF = 15 Vdc, VDS = 0)		loces		100	nAdc
Gate-Body Leakage Current, Revers		IGSSF	_	100	nAdc
ON CHARACTERISTICS*	se (4GSH = 13 4gc, 4DS = 0)	GSSR	L1	100	I IIAGC
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 150°C		VGS(th)	1 0.6	2 1 6	Vdc
Static Drain-Source On-Resistance	(VGS = 5 Vdc, ID = 6 Adc)	RDS(on)	_	0.18	Ohm
Drain-Source On-Voltage ($V_{GS} = 5$) ($I_{D} = 12 \text{ Adc}$) ($I_{D} = 6 \text{ Adc}$, $T_{J} = 100$ °C)	v)	V _{DS(on)}		2 4 1.95	Vdc
Forward Transconductance (VDS =	15 V, I _D = 6 A)	9FS	5		mhos
RAIN-TO-SOURCE AVALANCHE CH	ARACTERISTICS				
$(I_D = 26 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25 $ $(I_D = 12 \text{ A}, V_{DD} = 6 \text{ V}, T_C = 25 $	che Energy See Figures 13 and 14 °C, Single Pulse, Non-repetitive) °C, P.W. ≤ 100 μs, Duty Cycle ≤ 1%) 00°C, P.W. ≤ 100 μs, Duty Cycle ≤ 1%)	W _{DSR}	_ _ _	18 35 16	mJ
YNAMIC CHARACTERISTICS					
	V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz	C _{ISS}	400 (Typ)	_	pF
Input Capacitance	V _{GS} = 15 V, V _{DS} = 0, f = 1 MHz See Figure 15		1000 (Тур)	_	
	V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz		30 (Typ)		pF
Reverse Transfer Capacitance	V _{GS} = 15 V, V _{DS} = 0, f = 1 MHz See Figure 15	C _{rss}	660 (Typ)		
Output Capacitance	V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz See Figure 15	Coss	175 (Typ)		pF
WITCHING CHARACTERISTICS (TJ	= 100°C)	T			
Turn-On Delay Time		td(on)	20 (Typ)		ns
Rise Time	$(V_{DD} = 25 \text{ V, I}_{D} = 6 \text{ A,}$ $V_{GS} = 5 \text{ V, R}_{gen} = 50 \text{ ohms,}$	t _r	95 (Typ)		
Turn-Off Delay Time	RGS = 50 ohms)	td(off)	38 (Typ)	_	
Fall Time		tf	50 (Typ)		
Total Gate Charge	$\langle V_{DS} = 48 \text{ V, I}_{D} = 12 \text{ A,}$	Οg	7.2 (Typ)	17	nC
Gate-Source Charge	VGS = 5 Vdc)	Q _{gs}	2 (Typ)		
Gate-Drain Charge	See Figures 16 and 17	α _{gd}	8 (Typ)		
OURCE DRAIN DIODE CHARACTER	STICS				T
Forward On-Voltage	$(I_S = 12 \text{ A}, V_{GS} = 0)$	V _{SD}	1.04 (Typ)	1.18	Vdc
Forward Turn-On Time	(IS = 26 A, VGS = 0,	ton	Limited	bγ stray ind	uctance
Reverse Recovery Time	$dig/dt = 400 A/\mu s, V_R = 30 V$	t _{rr}	55 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE (TO-220)		· · · · · · · · · · · · · · · · · · ·		т
Internal Drain Inductance (Measured from the contact scre- (Measured from the drain lead 0	w on tab to center of die) 25" from package to center of die)	Ld	3.5 (Typ) 4.5 (Typ)	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad.)	L _S	7.5 (Typ)	_	

TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance versus Gate-to-Source Voltage





Figure 6. On-Resistance Variation With Temperature



3

Figure 7. Breakdown Voltage Variation With Temperature





Figure 8. Maximum Rated Forward Biased Safe Operating Area



FORWARD BIASED SAFE OPERATING AREA


The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

The switching safe operating area fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. This is applicable for both turn-on and turnoff of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$

Figure 9. Thermal Response



P8E D

3

NR LY

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 11 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 10 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_{s}/dt is specified with a maximum value. Higher values of dl_{s}/dt require an appropriate derating of l_{FM} , peak V_{DS} or both. Ultimately dl_{s}/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{\left(BR\right)DSS}$ to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_{S}/dt of 400 A/ μ s.

Figure 11. Commutating Safe Operating Area (CSOA)




Figure 13. Unclamped Inductive Switching Test Circuit




Figure 10. Commutating Waveforms




Figure 12. Commutating Safe Operating Area Test Circuit





Figure 14. Unclamped Inductive Switching Waveforms






Figure 16. Gate Charge versus Gate-to-Source Voltage





Figure 17. Gate Charge Test Circuit



 $m V_{in} = 15 \, V_{pk}$, PULSE WIDTH $m \leqslant 100 \; \mu s$, DUTY CYCLE $m \leqslant 10\%$