'LS295B Offers Three Times the Sink-Current Capability of 'LS295A

- Schottky-Diode-Clamped Transistors
- Low Power Dissipation . . . 80 mW Typical (Enabled)
- Applications:

N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter N-Bit Storage Register

description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), mode (LD/ \overline{SH}), and outputs control (OC) inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction Q_A toward Q_D) Shift left (the direction Q_D toward Q_A)


Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

Shift right is accomplished when the mode control is low; shift left is accomplished when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D.


When the output control is high, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a low logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected.

The SN54LS295B is characterized for operation over the full military temperature range of -55° C to 125°C; the SN74LS295B is characterized for operation from 0°C to 70°C.

SN54LS295B ... J OR W PACKAGE SN74LS295B ... D, J OR N PACKAGE (TOP VIEW)



SN54LS295B ... FK PACKAGE SN74LS295B ... FN PACKAGE (TOP VIEW)




NC - No internal connection

TTL DEVICES


3-940







Pin numbers shown on logic notation are for D, J or N packages.

schematics of inputs and outputs







3

TTL DEVICES

		,		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-							
INPUTS							OUTPUTS					
CLK	OF D		PARA	LLEL								
CLK	SER	Α	В	С	Ð	Q _A	αв	ОC	σ_{D}			
н	×	x	X	X	Х	Q _{A0}	QB0	QC0	Ω _{D0}			
↓	×	а	ь	С	d	а	b	С	ď			
↓	×	$\alpha_{B^{\dagger}}$	q_{Ct}	a_{D}^{\dagger}	d	QBn	Q_{Cn}	a_{Dn}	d			
н	×	х	×	×	Х	QAO	α_{B0}	q_{C0}	a_{D0}			
1	н	×	X	Х	х	Н	Q_{An}	Q_{Bn}	Q_{Cn}			
1	L	×	X	x	х	L						
	‡	CLK SER H	CLK SER	NPUTS PARA	NPUTS	CLK SER PARALLEL A B C D H X X X X ↓ X a b c d ↓ X QB† QC† QD† d H X X X X X ↓ H X X X X	NPUTS	NPUTS	NPUTS			

When the output control is low, the outputs are disabled to the high-impedance state; however, sequential operation of the registers is not affected.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)			 			 		7 V
Input voltage			 			 		7 V
Operating free-air temperature range	SN54LS295B		 			 		-55°C to 125°C
	SN74LS295B		 			 		. 0°C to 70°C
Storage temperature range			 			 		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SI	SN54LS295B			SN74LS295B		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
loн	High-level output current				– 1			- 2.6	mA
OL	Low-level output current				12			24	mA
fclock	Clack frequency		ő	****	30	٥		30	MHz
tw(clock)	Width of clock pulse					16			ns
t _{su}	Setup time, high-level or low-level data		20			20			ns
	Setup time, LD/SH to CLK	high-level	25			25			
t _{su} Setup tin	Setup time, ED/SH to CER	low-level	30			30			ns
th	Hold time, high-level or low-level data		5			5			ns
th	Hold time, high-level or low-level LD/SH to CLK	-	0		-	0			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

3-942

TTL DEVICES

 $^{^\}dagger \text{Shifting left}$ requires external connection of QB to A, QC to B, and QD to C. Serial data is

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

^{1 =} transition from high to low level.

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 $[\]alpha_{A0}$, α_{B0} , α_{C0} , α_{D0} = the level of α_{A} , α_{B} , α_{C} , or α_{D} , respectively, before the indicated steady-state input conditions were established. α_{An} , α_{Bn} , α_{Cn} , α_{Dn} = the level of α_{A} , α_{B} , α_{C} , or α_{D} , respectively, before the most-recent \downarrow transition of the clock.

TYPES SN54LS295B, SN74LS295B 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						54LS29	5B	SN	UNIT			
PARAMETER		TEST CONDITIONS†			MIN	TYP‡	MAX	MIN	TYP‡	MAX	CIVI	
VIH	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7			0.8	<u> </u>	
	Input clamp voltage	V _{CC} = MIN,	1 = -18 mA				-1.5			-1.5		
	High-level output voltage	V _{CC} = MIN, V _{II} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = MAX		2.4	3.4		2.4	3.1		~	
		V _{CC} = MIN,	V _{IH} = 2 V,	1 _{OL} = 12 mA		0.25	0.4		0.25	0.4	Γ_{v}	
VOL	Low-level output voltage	VIL = VIL max		I _{OL} = 24 mA					0.35	0.5		
lozh	Off-state output current,	V _{CC} = MAX, V _O = 2.7 V	VIL = VIL max,	•			20			20	μΑ	
lozL	Off-state output current,	V _{CC} = MAX, V _O = 0.4 V	V _{1H} = 2 V,				-20			- 20	μΔ	
ı _l	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	m/	
Litt	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	<u> </u>	
1 _{IL}	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V				-0.4			-0.4	-	
los	Short-circuit output current§	V _{CC} = MAX			-30		-130	-30		-130	_	
.05_				Condition A		20	29		20	29	-l m/	
Icc	Supply current	V _{CC} = MAX,	See Note 2	Condition B		22	33		22	33	L'''	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_CC = 5 V, T_A = 25 C, R_L = 667 Ω

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
		30	45		MHz
max Maximum clock frequency			14	20	ns
PLH Propagation delay time, low-to-high-level output	C ₁ = 45 pF,			30	ns
PHL Propagation delay time, high-to-low-level output	See Note 3		19_		—
PZH Output enable time to high level	1	L	18	26	ns
PZL Output enable time to low level			20	30	ns
	C ₁ = 5 pF,		13	20	ns
PHZ Output disable time from high level	See Note 3		13	20	ns
PLZ Output disable time from low level	See Hote 5				

NOTE 3: See General Information Section for load circuits and voltage waveforms.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.

B. Output control and clock input grounded.