SCBS156B - FEBRUARY 1991 - REVISED JULY 1994


- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description


The 'ABT377 are 8-bit positive-edge-triggered D-type flip-flops with a clock (CLK) input. They are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Data (D) input information that meets the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the common clock-enable (CLKEN) input is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the buffered clock (CLK) input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at CLKEN.

SN54ABT377 . . . J PACKAGE SN74ABT377 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54ABT377 . . . FK PACKAGE (TOP VIEW)



The SN74ABT377 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT377 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ABT377 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each flip-flop)

	NPUTS	OUTPUT	
CLKEN	CLK	D	Q
Н	Х	Х	Q ₀
L	1	Н	н
. L	1	Ĺ	L
×	H or L	Х	Q ₀

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current se of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

2-57


SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2-58

POST OFFICE BOX 655303 ♥ DALLAS, TEXAS 75265

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		SN54#	SN54ABT377		SN74ABT377		
		MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	. V	
VIH	High-level imput voltage	2		2		>	
VIL	Low-level input voltage		0.8		8.0	٧	
Vı	Input voltage	0	Vcc	0	Vcc	٧	
ЮН	High-level output current		-24		-32	mA	
loL	Low-level output current		48		64	mA	
Δt/Δν	Input transition rise or fall rate		5		5	ns/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused or floating inputs must be held high or low.



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			SN54A	BT377	SN74A	·		
	TEST CONDITIONS			MIN	TYPT	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA				-1.2		-1.2		-1.2	٧
	V _{CC} = 4.5 V, I _{OH} = -3 mA			2.5		•	2.5	•	2.5		
Vari				3			3		3		
VOH	V== 45V	IOH = -24 mA		2			2				٧
	V _{CC} = 4.5 V	IOH = -32 mA		2*					2		
V-	IVCC = 45 V H	I _{OL} = 48 mA				0.55		0.55			٧
VOL		I _{OL} = 64 mA				0.55*				0.55	
lg .	V _{CC} = 5.5 V,	V _{CC} = 5.5 V, V _I ≈ V _{CC} or GND				±1		±1		±1	μА
loff	V _{CC} = 0,	V _I or V _O ≤ 4.5 V				±100				±100	μА
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
1	V _{CC} = 5.5 V, I _O = 0,	lo = 0,	Outputs high		1	250		250		250	μА
lcc	VI = VCC or GND		Outputs low		24	30		30		30	mA
∆I _{CC} §	V _{CC} = 5.5 V, Other inputs at	One input at 3.4 V, VCC or GND				1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.	5 V			3		·				pF

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = 5 V, T _A = 25°C		SN54ABT377		SN74ABT377		UNIT
		MIN	MAX 150	MIN	MAX 150	MIN 0	MAX 150	MHz	
f _{clock} Clock frequency									
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		ns
	Octor discount of the OLIST	Data high or low	2		2.5		2		
^t su	Setup time before CLK1	CLKEN high or low	3		3		3		ns
th	Hold time after CLK↑	Data high or low	1.8¶		1.8¶		1.8¶		
	HOIG time after CEXT	CLKEN high or low	1.8¶		1.8¶		1.8¶		ns

This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54A	BT377	SN74ABT377		UNIT
	(MCOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150			150		150		MHz
[‡] PLH	CLK	0	2.2	4.5	6	2.2	7	2.2	6.5	
t _{PHL}		Q	3.1	5.3	6.8	2	7.6	3.1	7.3	ns

8961723 0095252 799



2-60


POST OFFICE BOX 855303 . DALLAS, TEXAS 75265

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

^{*} Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

^{\$} This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

