

## LP3470 Tiny Power On Reset Circuit

### General Description

The LP3470 is a micropower CMOS voltage supervisory circuit designed to monitor power supplies in microprocessor ( $\mu P$ ) and other digital systems. It provides maximum adjustability for power-on-reset (POR) and supervisory functions. It is available in the following six standard reset threshold voltage ( $V_{RTH}$ ) options: 2.63V, 2.93V, 3.08V, 4.00V, 4.38V, and 4.63V. If other voltage options between 2.4V and 5.0V are desired please contact your National Semiconductor representative.

The LP3470 asserts a reset signal whenever the  $V_{CC}$  supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after  $V_{CC}$  has risen above the threshold voltage.

The device is available in the tiny SOT23-5 package.

### Key Specifications

- $\pm 1\%$  Reset Threshold Accuracy Over Temperature
- Standard Reset Threshold Voltages: 2.63V, 2.93V, 3.08V, 4.00V, 4.38V, and 4.63V

- Custom Reset Threshold Voltages: For other voltages between 2.4V and 5.0V contact your National Semiconductor representative
- Very Low Quiescent Current (16  $\mu A$  typical)
- Guaranteed Reset valid down to  $V_{CC}=0.5V$



### Features

- Tiny SOT23-5 Package
- Open Drain  $\overline{\text{Reset}}$  Output
- Programmable Reset Timeout Period Using an External Capacitor
- Immune to Short  $V_{CC}$  Transients

### Applications

- Critical  $\mu P$  and  $\mu C$  Power Monitoring
- Intelligent Instruments
- Computers
- Portable/Battery-Powered Equipments

### Pin Configuration and Basic Operating Circuit



## Ordering Information

Order Number	Nominal $V_{RTH}$ (V)	Package Marking	Package Type	Supplied As
LP3470M5-2.63	2.63	D25B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-2.63	2.63	D25B	SOT23-5	3k Units on Tape and Reel
LP3470M5-2.93	2.93	D26B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-2.93	2.93	D26B	SOT23-5	3k Units on Tape and Reel
LP3470M5-3.08	3.08	D28B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-3.08	3.08	D28B	SOT23-5	3k Units on Tape and Reel
LP3470M5-4.00	4.00	D29B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-4.00	4.00	D29B	SOT23-5	3k Units on Tape and Reel
LP3470M5-4.38	4.38	D30B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-4.38	4.38	D30B	SOT23-5	3k Units on Tape and Reel
LP3470M5-4.63	4.63	D31B	SOT23-5	250 Units on Tape and Reel
LP3470M5X-4.63	4.63	D31B	SOT23-5	3k Units on Tape and Reel

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

$V_{CC}$ Voltage	-0.3V to +6V
Reset Voltage	-0.3V to +6V
Output Current (Reset)	10 mA

Operating Temperature Range	-20°C to +85°C
Junction Temperature ( $T_{Jmax}$ )	125°C
Power Dissipation ( $T_A = 25^\circ\text{C}$ )(Note 2)	300 mW
$\theta_{JA}$ (Note 2)	280°C/W
Storage Temp. Range	-65°C to +150°C
Lead Temp. (Soldering, 5 sec)	260°C
ESD Rating(Note 3)	2 kV

## Electrical Characteristics

Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in **boldface** type apply over the full operating temperature range, unless otherwise specified.  $V_{CC} = +2.4\text{V}$  to +5.0V unless otherwise noted.

Symbol	Parameter	Conditions	Typ (Note 4)	Min (Note 5)	Max (Note 5)	Units
$V_{CC}$	Operating Voltage Range			<b>0.5</b>	<b>5.5</b>	V
$I_{CC}$	$V_{CC}$ Supply Current	$V_{CC} = 4.5\text{V}$	16		<b>30</b>	$\mu\text{A}$
$V_{RTH}$	Reset Threshold Voltage(Note 6)		$V_{RTH}$	0.99 $V_{RTH}$ <b>0.99 <math>V_{RTH}</math></b>	1.01 $V_{RTH}$ <b>1.01 <math>V_{RTH}</math></b>	V
$V_{HYST}$	Hysteresis Voltage (Note 7)		35	<b>15</b>	<b>65</b>	mV
$t_{PD}$	$V_{CC}$ to Reset Delay	$V_{CC}$ falling at 1 mV/ $\mu\text{s}$	100		<b>300</b>	$\mu\text{s}$
$t_{RP}$	Reset Timeout Period (Note 8)	$C_1 = 1 \text{ nF}$	2	<b>1.0</b>	<b>3.5</b>	ms
$V_{OL}$	Reset Output Voltage Low	$V_{CC} = 0.5\text{V}; I_{OL} = 30 \mu\text{A}$			<b>0.1</b>	V
		$V_{CC} = 1.0\text{V}; I_{OL} = 100 \mu\text{A}$			<b>0.1</b>	
		$V_{CC} = V_{RTH} - 100 \text{ mV}; I_{OL} = 4 \text{ mA}$			<b>0.4</b>	
$R_1$	External Pull-up Resistor		20	0.68	68	k $\Omega$
$I_{LEAK}$	Reset Output Leakage Current		0.15		1 <b>6</b>	$\mu\text{A}$

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its operating conditions.

**Note 2:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (Maximum Junction Temperature),  $\theta_{JA}$  (Junction to Ambient Thermal Resistance), and  $T_A$  (Ambient Temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.

**Note 3:** The Human Body Model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

**Note 4:** Typical numbers are at 25°C and represent the most likely parametric norm.

**Note 5:** Min. and Max. limits in standard typeface are 100% production tested at 25°C. Min. and Max. limits in boldface are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).


**Note 6:** Factory-trimmed reset thresholds are available in 50 mV increments from 2.4V to 5.0V. Contact your National Semiconductor representative.

**Note 7:**  $V_{HYST}$  affects the relation between  $V_{CC}$  and Reset as shown in the timing diagram.


**Note 8:**  $t_{RP}$  is programmable by varying the value of the external capacitor ( $C_1$ ) connected to pin SRT. The equation is:  $t_{RP} = 2000 \times C_1$  ( $C_1$  in  $\mu\text{F}$  and  $t_{RP}$  in ms).

## Typical Operating Characteristics $T_A = +25^\circ\text{C}$ , unless otherwise specified.


$I_{CC}$  vs Temperature



$I_{CC}$  vs  $V_{CC}$




$V_{CC}$  to Reset Delay vs Temp




## Typical Operating Characteristics $T_A = +25^\circ\text{C}$ , unless otherwise specified. (Continued)


Normalized  $t_{RP}$  vs Temp.




Normalized  $V_{RTH}$  vs Temp.




Transient Rejection



$V_{HYST}$  vs  $V_{RTH}$




$V_{HYST}$  vs Temperature



## Pin Description

Pin	Name	Function
1	SRT	Set Reset Time-out Input. Connect a capacitor between this input and ground to select the Reset Time-out period ( $t_{RP}$ ). $t_{RP} = 2000 \times C_1$ ( $C_1$ in $\mu\text{F}$ and $t_{RP}$ in ms). If no capacitor is connected, leave this pin floating.
2	GND	Ground pin.
3	$V_{CC1}$	Always connect to pin $V_{CC}$ (Pin 4).
4	$V_{CC}$	Supply voltage, and reset threshold monitor input.
5	Reset	Open-Drain, Active-Low reset output. Connect to an external pull-up resistor. Reset changes from high to low whenever the monitored voltage ( $V_{CC}$ ) drops below the reset threshold voltage ( $V_{RTH}$ ). Once $V_{CC}$ exceeds $V_{RTH}$ , Reset remains low for the reset timeout period ( $t_{RP}$ ) and then goes high.

## Functional Block Diagram



DS100016-3

## Application Information

### Reset Timeout Period

The Reset Timeout Period ( $t_{RP}$ ) is programmable using an external capacitor ( $C_1$ ) connected to pin SRT of LP3470. A Ceramic chip capacitor rated at or above 10V is sufficient. The Reset Timeout Period ( $t_{RP}$ ) can be calculated using the following formula:

$$t_{RP} \text{ (ms)} = 2000 \times C_1 \text{ (}\mu\text{F)}.$$

For example a  $C_1$  of 100 nF will achieve a  $t_{RP}$  of 200 ms. If no delay due to  $t_{RP}$  is needed in a certain application, the pin SRT should be left floating.

### Reset Output

In applications like microprocessor ( $\mu\text{P}$ ) systems, errors might occur in system operation during power-up, power-down, or brownout conditions. It is imperative to monitor the power supply voltage in order to prevent these errors from occurring.

The LP3470 asserts a reset signal whenever the  $V_{CC}$  supply voltage is below a threshold ( $V_{RTH}$ ) voltage. Reset is guaranteed to be a logic low for  $V_{CC} > 0.5\text{V}$ . Once  $V_{CC}$  exceeds the reset threshold, the reset is kept asserted for a time period ( $t_{RP}$ ) programmed by an external capacitor ( $C_1$ ); after this interval Reset goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold minus a small hysteresis), Reset goes low. When  $V_{CC}$  returns above the reset threshold, Reset remains low for a time period  $t_{RP}$  before going to logic high.

### Pull-up Resistor Selection


The LP3470's Reset output structure is a simple open-drain N-channel MOSFET switch. A pull-up resistor ( $R_1$ ) should be connected to  $V_{CC}$ .

$R_1$  should be large enough to limit the current through the output MOSFET ( $Q_1$ ) below 10 mA. A resistor value of more than  $680\Omega$  guarantees this.  $R_1$  should also be small enough to ensure a logic high while supplying all the leakage current through the Reset pin. A resistor value of less than  $68\text{k}\Omega$  satisfies this condition. A typical pull-up resistor value of  $20\text{k}\Omega$  is sufficient in most applications.


### Negative-Going $V_{CC}$ Transients


The LP3470 is relatively immune to short duration negative-going  $V_{CC}$  transients (glitches). The Typical Operating Characteristics show the Maximum Transient Duration vs. Negative Transient Amplitude (graph titled Transient Rejection), for which reset pulses are not generated. This graph shows the maximum pulse width a negative-going  $V_{CC}$  transient may typically have without causing a reset pulse to be issued. As the transient amplitude increases (i.e. goes farther below the reset threshold), the maximum allowable pulse width decreases. A  $0.1\text{ }\mu\text{F}$  bypass capacitor mounted close to  $V_{CC}$  provides additional transient immunity.

## Timing Diagram






## Typical Application Circuit





## Physical Dimensions inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION

### 5-Lead Small Outline Package (M5)

For Ordering Information See **Ordering Information Table** In This Data Sheet  
NS Package Number MA05A

MA05A (REV D)

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

www.national.com

**National Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.