Features

- High-performance, low-power Atmel® AVR® XMEGA® 8/16-bit Microcontroller
- · Nonvolatile program and data memories
 - 64K 256KBytes of in-system self-programmable flash
 - 4K 8KBytes boot section
 - 2K 4KBytes EEPROM
 - 4K 16KBytes internal SRAM
- Peripheral features
 - Four-channel DMA controller
 - Eight-channel event system
 - Seven 16-bit timer/counters

Four timer/counters with four output compare or input capture channels Three timer/counters with two output compare or input capture channels High resolution extension on all timer/counters

Advanced waveform extension (AWeX) on one timer/counter

- One USB device interface

USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant 32 Endpoints with full configuration flexibility

- Seven USARTs with IrDA support for one USART
- Two two-wire interfaces with dual address match (I²C and SMBus compatible)
- Three serial peripheral interfaces (SPIs)
- AES and DES crypto engine
- CRC-16 (CRC-CCITT) and CRC-32 (IEEE® 802.3) generator
- 16-bit real time counter (RTC) with separate oscillator
- Two sixteen-channel, 12-bit, 2msps Analog to Digital Converters
- One two-channel, 12-bit, 1msps Digital to Analog Converter
- Four Analog Comparators with window compare function, and current sources
- External interrupts on all general purpose I/O pins
- Programmable watchdog timer with separate on-chip ultra low power oscillator
- QTouch® library support

Capacitive touch buttons, sliders and wheels

- · Special microcontroller features
 - Power-on reset and programmable brown-out detection
 - Internal and external clock options with PLL and prescaler
 - Programmable multilevel interrupt controller
 - Five sleep modes
 - Programming and debug interfaces

JTAG (IEEE 1149.1 compliant) interface, including boundary scan PDI (Program and Debug Interface)

- I/O and packages
 - 50 Programmable I/O pins
 - 64-lead TQFP
 - 64-pad QFN
- Operating voltage
 - -1.6 3.6V
- Operating frequency
 - 0 12MHz from 1.6V
 - 0 32MHz from 2.7V

Typical Applications

- Industrial control
- Climate control
- Low power battery applications

- Factory automation
- RF and ZigBee[®]
 USB connectivity
- Power tools

HVAC

- Building controlBoard control
- Sensor control
- Utility metering

- White goods
- Optical
- Medical applications



8/16-bit Atmel XMEGA A3U Microcontroller

ATxmega256A3U ATxmega192A3U ATxmega128A3U ATxmega64A3U



1. Ordering Information

Ordering code	Flash (bytes)	EEPROM (bytes)	SRAM (bytes)	Speed (MHz)	Power supply	Package (1)(2)(3)	Temp.
ATxmega256A3U-AU	256K + 8K	4K	16K				
ATxmega256A3U-AUR (4)	256K + 8K	4K	16K				
ATxmega192A3U-AU	192K + 8K	2K	16K				
ATxmega192A3U-AUR (4)	192K + 8K	2K	16K			64A	
ATxmega128A3U-AU	128K + 8K	2K	8K			64A	
ATxmega128A3U-AUR (4)	128K + 8K	2K	8K	32 1.6 - 3.6V			40°C - 85°C
ATxmega64A3U-AU	64K + 4K	2K	4K				
ATxmega64A3U-AUR (4)	64K + 4K	2K	4K				
ATxmega256A3U-MH	256K + 8K	4K	16K	32	1.6 - 3.60		-40°C - 85°C
ATxmega256A3U-MHR (4)	256K + 8K	4K	16K				
ATxmega192A3U-MH	192K + 8K	2K	16K				
ATxmega192A3U-MHR (4)	192K + 8K	2K	16K			CAMO	
ATxmega128A3U-MH	128K + 8K	2K	8K	64M2		04IVI2	
ATxmega128A3U-MHR (4)	128K + 8K	2K	8K				
ATxmega64A3U-MH	64K + 4K	2K	4K				
ATxmega64A3U-MHR (4)	64K + 4K	2K	4K				

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.


- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For packaging information, see "Packaging information" on page 68.
- 4. Tape and Reel.

Package Type					
64A	64-lead, 14 x 14mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)				
64M2	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, 7.65mm exposed pad, quad flat no-lead package (QFN)				



2. Pinout/Block Diagram

Figure 2-1. Block diagram and pinout.



Note: 1. For full details on pinout and alternate pin functions refer to "Pinout and Pin Functions" on page 57.



3. Overview

The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA device achieves throughputs CPU approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.

The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The AVR XMEGA A3U devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; four-channel DMA controller, eight-channel event system and programmable multilevel interrupt controller, 50 general purpose I/O lines, 16-bit real-time counter (RTC); seven flexible, 16-bit timer/counters with compare and PWM channels; seven USARTs; two two-wire serial interfaces (TWIs); one full speed USB 2.0 interface; three serial peripheral interfaces (SPIs); AES and DES cryptographic engine; two 16-channel, 12-bit ADCs with programmable gain; one 2-channel 12-bit DAC; four analog comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.

The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available. The devices also have an IEEE std. 1149.1 compliant JTAG interface, and this can also be used for boundary scan, on-chip debug and programming.

The XMEGA A3U devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, DMA controller, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, USB resume, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.

Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.


The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI or JTAG interfaces. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.



All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

3.1 Block Diagram

Figure 3-1. XMEGA A3U block diagram.



4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4.1 Recommended reading

- Atmel AVR XMEGA AU manual
- XMEGA application notes

This device data sheet only contains part specific information with a short description of each peripheral and module. The XMEGA AU manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals.

All documentations are available from www.atmel.com/avr.

5. Capacitive touch sensing

The Atmel QTouch library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression[®] (AKS[®]) technology for unambiguous detection of key events. The QTouch library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch library for the AVR microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the QTouch library user guide - also available for download from the Atmel website.



AVR CPU

6.1 Features

- 8/16-bit, high-performance Atmel AVR RISC CPU
 - 142 instructions
 - Hardware multiplier
- . 32x8-bit registers directly connected to the ALU
- Stack in RAM
- Stack pointer accessible in I/O memory space
- . Direct addressing of up to 16MB of program memory and 16MB of data memory
- True 16/24-bit access to 16/24-bit I/O registers
- Efficient support for 8-, 16-, and 32-bit arithmetic
- Configuration change protection of system-critical features


6.2 Overview

All Atmel AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and perform all calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute the program in the flash memory. Interrupt handling is described in a separate section, refer to "Interrupts and Programmable Multilevel Interrupt Controller" on page 28.

6.3 Architectural Overview

In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This enables instructions to be executed on every clock cycle. For details of all AVR instructions, refer to http://www.atmel.com/avr.

Figure 6-1. Block diagram of the AVR CPU architecture.





The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The ALU is directly connected to the fast-access register file. The 32 x 8-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be memory mapped in the data memory.

All I/O status and control registers reside in the lowest 4KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from 0x00 to 0x3F. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is 0x2000.

Data addresses 0x1000 to 0x1FFF are reserved for memory mapping of EEPROM.

The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for self-programming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for safe storing of nonvolatile data in the program memory.

6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.



6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- · Multiplication of unsigned integers
- · Multiplication of signed integers
- · Multiplication of a signed integer with an unsigned integer
- · Multiplication of unsigned fractional numbers
- · Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash programmemory '0.' The program counter (PC) addresses the next instruction to be fetched.

Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.

6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The status register is not automatically stored when entering an interrupt routine nor restored when returning from an interrupt. This must be handled by software.

The status register is accessible in the I/O memory space.

6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed, it must be set to point above address 0x2000, and it must be defined before any subroutine calls are executed or before interrupts are enabled.



During interrupts or subroutine calls, the return address is automatically pushed on the stack. The return address can be two or three bytes, depending on program memory size of the device. For devices with 128KB or less of program memory, the return address is two bytes, and hence the stack pointer is decremented/incremented by two. For devices with more than 128KB of program memory, the return address is three bytes, and hence the SP is decremented/incremented by three. The return address is popped off the stack when returning from interrupts using the RETI instruction, and from subroutine calls using the RET instruction.

The SP is decremented by one when data are pushed on the stack with the PUSH instruction, and incremented by one when data is popped off the stack using the POP instruction.

To prevent corruption when updating the stack pointer from software, a write to SPL will automatically disable interrupts for up to four instructions or until the next I/O memory write.

After reset the stack pointer is initialized to the highest address of the SRAM. See Figure 7-2 on page 14.

6.8 Register File

The register file consists of 32 x 8-bit general purpose working registers with single clock cycle access time. The register file supports the following input/output schemes:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

Six of the 32 registers can be used as three 16-bit address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables in flash program memory.



7. Memories

7.1 Features

- · Flash program memory
 - One linear address space
 - In-system programmable
 - Self-programming and boot loader support
 - Application section for application code
 - Application table section for application code or data storage
 - Boot section for application code or boot loader code
 - Separate read/write protection lock bits for all sections
 - Built in fast CRC check of a selectable flash program memory section
- Data memory
 - One linear address space
 - Single-cycle access from CPU
 - SRAM
 - EEPROM

Byte and page accessible

Optional memory mapping for direct load and store

- I/O memory

Configuration and status registers for all peripherals and modules

16 bit-accessible general purpose registers for global variables or flags

- Bus arbitration

Deterministic priority handling between CPU, DMA controller, and other bus masters

- Separate buses for SRAM, EEPROM and I/O memory
 - Simultaneous bus access for CPU and DMA controller
- Production signature row memory for factory programmed data
 - ID for each microcontroller device type
 - Serial number for each device
 - Calibration bytes for factory calibrated peripherals
- User signature row
 - One flash page in size
 - Can be read and written from software
 - Content is kept after chip erase

7.2 Overview

The Atmel AVR architecture has two main memory spaces, the program memory and the data memory. Executable code can reside only in the program memory, while data can be stored in the program memory and the data memory. The data memory includes the internal SRAM, and EEPROM for nonvolatile data storage. All memory spaces are linear and require no memory bank switching. Nonvolatile memory (NVM) spaces can be locked for further write and read/write operations. This prevents unrestricted access to the application software.

A separate memory section contains the fuse bytes. These are used for configuring important system functions, and can only be written by an external programmer.

The available memory size configurations are shown in "Ordering Information" on page 2. In addition, each device has a Flash memory signature row for calibration data, device identification, serial number etc.



7.3 Flash Program Memory

The Atmel AVR XMEGA devices contain on-chip, in-system reprogrammable flash memory for program storage. The flash memory can be accessed for read and write from an external programmer through the PDI or from application software running in the device.

All AVR CPU instructions are 16 or 32 bits wide, and each flash location is 16 bits wide. The flash memory is organized in two main sections, the application section and the boot loader section. The sizes of the different sections are fixed, but device-dependent. These two sections have separate lock bits, and can have different levels of protection. The store program memory (SPM) instruction, which is used to write to the flash from the application software, will only operate when executed from the boot loader section.

The application section contains an application table section with separate lock settings. This enables safe storage of nonvolatile data in the program memory.

Figure 7-1. Flash Program Memory (Hexadecimal address).

Word Address

						0	Application Section (256K/192K/128K/64K)
1EFFF	/	16FFF	/	EFFF	/	77FF	
1F000	/	17000	/	F000	/	7800	Application Table Section
1FFFF	/	17FFF	/	FFFF	/	7FFF	(8K/8K/8K/4K)
20000	/	18000	/	10000	/	8000	Boot Section
20FFF	/	18FFF	/	10FFF	/	87FF	(8K/8K/8K/4K)

7.3.1 Application Section

The Application section is the section of the flash that is used for storing the executable application code. The protection level for the application section can be selected by the boot lock bits for this section. The application section can not store any boot loader code since the SPM instruction cannot be executed from the application section.

7.3.2 Application Table Section

The application table section is a part of the application section of the flash memory that can be used for storing data. The size is identical to the boot loader section. The protection level for the application table section can be selected by the boot lock bits for this section. The possibilities for different protection levels on the application section and the application table section enable safe parameter storage in the program memory. If this section is not used for data, application code can reside here.

7.3.3 Boot Loader Section

While the application section is used for storing the application code, the boot loader software must be located in the boot loader section because the SPM instruction can only initiate programming when executing from this section. The SPM instruction can access the entire flash, including the boot loader section itself. The protection level for the boot loader section can be selected by the boot loader lock bits. If this section is not used for boot loader software, application code can be stored here.



7.3.4 Production Signature Row

The production signature row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and written to the corresponding peripheral registers from software. For details on calibration conditions, refer to "Electrical Characteristics" on page 70.

The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in Table 7-1.

The production signature row cannot be written or erased, but it can be read from application software and external programmers.

Table 7-1. Device ID bytes for Atmel AVR XMEGA A3U devi

Device		Device ID bytes				
	Byte 2	Byte 1	Byte 0			
ATxmega64A3U	42	96	1E			
ATxmega128A3U	42	97	1E			
ATxmega192A3U	44	97	1E			
ATxmega256A3U	42	98	1E			

7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, startup configuration, JTAG enable, and JTAG user ID.

The lock bits are used to set protection levels for the different flash sections (that is, if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.

An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero.

Both fuses and lock bits are reprogrammable like the flash program memory.



7.5 Data Memory

The data memory contains the I/O memory, internal SRAM, optionally memory mapped EEPROM, and external memory if available. The data memory is organized as one continuous memory section, see Figure 7-2. To simplify development, I/O Memory, EEPROM and SRAM will always have the same start addresses for all Atmel AVR XMEGA devices.

Figure 7-2. Data memory map (hexadecimal address).

Byte Address	ATxmega192A3U	Byte Address	ATxmega128A3U	Byte Address	ATxmega64A3U
0	I/O Registers	0	I/O Registers	0	I/O Registers
FFF	(4K)	FFF	(4K)	FFF	(4K)
1000	EEPROM	1000	EEPROM	1000	EEPROM
17FF	(2K)	17FF	(2K)	17FF	(2K)
	RESERVED		RESERVED		RESERVED
2000	Internal SRAM	2000	Internal SRAM	2000	Internal SRAM
5FFF	(16K)	3FFF	(8K)	2FFF	(4K)

Byte Address	ATxmega256A3U
0	I/O Registers
FFF	(4K)
1000	
	EEPROM (4K)
1FFF	(4K)
2000	Internal SRAM
5FFF	(16K)

7.6 EEPROM

XMEGA AU devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address 0x1000.

7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F, single-cycle instructions for manipulation and checking of individual bits are available.



The I/O memory address for all peripherals and modules in XMEGA A3U is shown in the "Peripheral Module Address Map" on page 62.

7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

7.8 Data Memory and Bus Arbitration

Since the data memory is organized as four separate sets of memories, the different bus masters (CPU, DMA controller read and DMA controller write, etc.) can access different memory sections at the same time.

7.9 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. For burst read (DMA), new data are available every cycle. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the instruction summary for more details on instructions and instruction timing.

7.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

7.11 JTAG Disable

It is possible to disable the JTAG interface from the application software. This will prevent all external JTAG access to the device until the next device reset or until JTAG is enabled again from the application software. As long as JTAG is disabled, the I/O pins required for JTAG can be used as normal I/O pins.

7.12 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

7.13 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

Table 7-2 on page 16 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.



Table 7-2. Number of words and pages in the flash.

Devices	PC size	Flash size	Page size	FWORD	FPAGE	Appl	ication	E	Boot
	[bits]	[bytes]	[words]			Size	No of pages	Size	No of pages
ATxmega64A3U	16	64K + 4K	128	Z[7:1]	Z[16:8]	64K	256	4K	16
ATxmega128A3U	17	128K + 8K	256	Z[8:1]	Z[17:9]	128K	256	8K	16
ATxmega192A3U	17	192K + 8K	256	Z[8:1]	Z[17:9]	192K	384	8K	16
ATxmega256A3U	18	256K + 8K	256	Z[8:1]	Z[18:9]	256K	512	8K	16

Table 7-3 shows EEPROM memory organization for the Atmel AVR XMEGA A3U devices. EEEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

Table 7-3. Number of bytes and pages in the EEPROM.

Devices	EEPROM	Page size	E2BYTE	E2PAGE	No of pages
	size	[bytes]			
ATxmega64A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega128A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega192A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega256A3U	4K	32	ADDR[4:0]	ADDR[11:5]	128



DMAC – Direct Memory Access Controller

8.1 Features

- · Allows high speed data transfers with minimal CPU intervention
 - from data memory to data memory
 - from data memory to peripheral
 - from peripheral to data memory
 - from peripheral to peripheral
- Four DMA channels with separate
 - transfer triggers
 - interrupt vectors
 - addressing modes
- Programmable channel priority
- From 1 byte to 16MB of data in a single transaction
 - Up to 64KB block transfers with repeat
 - 1, 2, 4, or 8 byte burst transfers
- · Multiple addressing modes
 - Static
 - Incremental
 - Decremental
- · Optional reload of source and destination addresses at the end of each
 - Burst
 - Block
 - Transaction
- · Optional interrupt on end of transaction
- Optional connection to CRC generator for CRC on DMA data

8.2 Overview

The four-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and thus offload these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees up CPU time. The four DMA channels enable up to four independent and parallel transfers.

The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules. The DMA controller can also read from memory mapped EEPROM.

Data transfers are done in continuous bursts of 1, 2, 4, or 8 bytes. They build block transfers of configurable size from 1 byte to 64KB. A repeat counter can be used to repeat each block transfer for single transactions up to 16MB. Source and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination addresses can be done after each burst or block transfer, or when a transaction is complete. Application software, peripherals, and events can trigger DMA transfers.

The four DMA channels have individual configuration and control settings. This include source, destination, transfer triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a transaction is complete or when the DMA controller detects an error on a DMA channel.

To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the first is finished, and vice versa.



Event System

9.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- · Peripherals can directly send, receive, and react to peripheral events
 - CPU and DMA controller independent operation
 - 100% predictable signal timing
 - Short and guaranteed response time
- . Eight event channels for up to eight different and parallel signal routing configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- · Additional functions include
 - Quadrature decoders
 - Digital filtering of I/O pin state
- · Works in active mode and idle sleep mode

9.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, or DMA controller resources, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It also allows for synchronized timing of actions in several peripheral modules.

A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.

Figure 9-1 on page 19 shows a basic diagram of all connected peripherals. The event system can directly connect together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR communication module (IRCOM), and USB interface. It can also be used to trigger DMA transactions (DMA controller). Events can also be generated from software and the peripheral clock.






Figure 9-1. Event system overview and connected peripherals.

The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to eight parallel event routing configurations. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.



10. System Clock and Clock options

10.1 Features

- · Fast start-up time
- Safe run-time clock switching
- Internal oscillators:
 - 32MHz run-time calibrated and tuneable oscillator
 - 2MHz run-time calibrated oscillator
 - 32.768kHz calibrated oscillator
 - 32kHz ultra low power (ULP) oscillator with 1kHz output
- External clock options
 - 0.4MHz 16MHz crystal oscillator
 - 32.768kHz crystal oscillator
 - External clock
- PLL with 20MHz 128MHz output frequency
 - Internal and external clock options and 1x to 31x multiplication
 - Lock detector
- Clock prescalers with 1x to 2048x division
- · Fast peripheral clocks running at two and four times the CPU clock
- Automatic run-time calibration of internal oscillators
- . External oscillator and PLL lock failure detection with optional non-maskable interrupt

10.2 Overview

Atmel AVR XMEGA A3U devices have a flexible clock system supporting a large number of clock sources. It incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32kHz ultra low power oscillator are disabled. After reset, the device will always start up running from the 2MHz internal oscillator. During normal operation, the system clock source and prescalers can be changed from software at any time.

Figure 10-1 on page 21 presents the principal clock system in the XMEGA A3U family of devices. Not all of the clocks need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduction registers, as described in "Power Management and Sleep Modes" on page 23.






Figure 10-1. The clock system, clock sources and clock distribution.

10.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock sources can be directly enabled and disabled from software, while others are automatically enabled or disabled, depending on peripheral settings. After reset, the device starts up running from the 2MHz internal oscillator. The other clock sources, DFLLs and PLL, are turned off by default.

The internal oscillators do not require any external components to run. For details on characteristics and accuracy of the internal oscillators, refer to the device datasheet.



10.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32kHz clock. The 32kHz ultra low power (ULP) internal oscillator is a very low power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides a 1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.

10.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

10.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

10.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30MHz and 55MHz. The production signature row contains 48MHz calibration values intended used when the oscillator is used a full-speed USB clock source.

10.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768kHz crystal oscillator.

10.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a user-selectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



11. Power Management and Sleep Modes

11.1 Features

- · Power management for adjusting power consumption and functions
- · Five sleep modes
 - Idle
 - Power down
 - Power save
 - Standby
 - Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes

11.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.

All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.

In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

11.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.

The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

11.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, event system and DMA controller are kept running. Any enabled interrupt will wake the device.



11.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the two-wire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.

11.3.3 Power-save Mode

Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.

11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.

11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.



12. System Control and Reset

12.1 Features

- · Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
 - Power-on reset
 - External reset
 - Watchdog reset
 - Brownout reset
 - PDI reset
 - Software reset
- Asynchronous operation
 - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at poweron reset, and shows which sources have issued a reset since the last power-on.

12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.



12.4 Reset Sources

12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the V_{CC} rises and reaches the POR threshold voltage (V_{POT}), and this will start the reset sequence.

The POR is also activated to power down the device properly when the V_{CC} falls and drops below the V_{POT} level.

The V_{POT} level is higher for falling V_{CC} than for rising V_{CC} . Consult the datasheet for POR characteristics data.

12.4.2 Brownout Detection

The on-chip brownout detection (BOD) circuit monitors the V_{CC} level during operation by comparing it to a fixed, programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during chip erase and when the PDI is enabled.

12.4.3 External Reset

The external reset circuit is connected to the external \overline{RESET} pin. The external reset will trigger when the \overline{RESET} pin is driven below the \overline{RESET} pin threshold voltage, V_{RST} , for longer than the minimum pulse period, t_{EXT} . The reset will be held as long as the pin is kept low. The \overline{RESET} pin includes an internal pull-up resistor.

12.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for one to two clock cycles of the 2MHz internal oscillator. For more details see "WDT – Watchdog Timer" on page 27.

12.4.5 Software Reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the reset control register. The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to execute any instruction from when a software reset is requested until it is issued.

12.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during external programming and debugging. This reset source is accessible only from external debuggers and programmers.



13. WDT - Watchdog Timer

13.1 Features

- · Issues a device reset if the timer is not reset before its timeout period
- . Asynchronous operation from dedicated oscillator
- 1kHz output of the 32kHz ultra low power oscillator
- 11 selectable timeout periods, from 8ms to 8s
- Two operation modes:
 - Normal mode
 - Window mode
- Configuration lock to prevent unwanted changes

13.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.

The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.



14. Interrupts and Programmable Multilevel Interrupt Controller

14.1 Features

- Short and predictable interrupt response time
- · Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
 - Interrupt prioritizing according to level and vector address
 - Three selectable interrupt levels for all interrupts: low, medium and high
 - Selectable, round-robin priority scheme within low-level interrupts
 - Non-maskable interrupts for critical functions
- · Interrupt vectors optionally placed in the application section or the boot loader section

14.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.

All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.

Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

14.3 Interrupt vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA A3U devices are shown in Table 14-1. Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA AU manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 14-1. The program address is the word address.

Table 14-1. Reset and interrupt vectors.

Program address (base address)	Source	Interrupt description
0x000	RESET	
0x002	OSCF_INT_vect	Crystal oscillator failure interrupt vector (NMI)
0x004	PORTC_INT_base	Port C interrupt base
0x008	PORTR_INT_base	Port R interrupt base
0x00C	DMA_INT_base	DMA controller interrupt base



 Table 14-1.
 Reset and interrupt vectors. (Continued)

Program address (base address)	Source	Interrupt description
0x014	RTC_INT_base	Real Time Counter Interrupt base
0x018	TWIC_INT_base	Two-Wire Interface on Port C Interrupt base
0x01C	TCC0_INT_base	Timer/Counter 0 on port C Interrupt base
0x028	TCC1_INT_base	Timer/Counter 1 on port C Interrupt base
0x030	SPIC_INT_vect	SPI on port C Interrupt vector
0x032	USARTC0_INT_base	USART 0 on port C Interrupt base
0x038	USARTC1_INT_base	USART 1 on port C Interrupt base
0x03E	AES_INT_vect	AES Interrupt vector
0x040	NVM_INT_base	Non-Volatile Memory Interrupt base
0x044	PORTB_INT_base	Port B Interrupt base
0x048	ACB_INT_base	Analog Comparator on Port B Interrupt base
0x04E	ADCB_INT_base	Analog to Digital Converter on Port B Interrupt base
0x056	PORTE_INT_base	Port E INT base
0x05A	TWIE_INT_base	Two-Wire Interface on Port E Interrupt base
0x05E	TCE0_INT_base	Timer/Counter 0 on port E Interrupt base
0x06A	TCE1_INT_base	Timer/Counter 1 on port E Interrupt base
0x072	SPIE_INT_vect	SPI on port E Interrupt vector
0x074	USARTE0_INT_base	USART 0 on port E Interrupt base
0x07A	USARTE1_INT_base	USART 1 on port E Interrupt base
0x080	PORTD_INT_base	Port D Interrupt base
0x084	PORTA_INT_base	Port A Interrupt base
0x088	ACA_INT_base	Analog Comparator on Port A Interrupt base
0x08E	ADCA_INT_base	Analog to Digital Converter on Port A Interrupt base
0x09A	TCD0_INT_base	Timer/Counter 0 on port D Interrupt base
0x0A6	TCD1_INT_base	Timer/Counter 1 on port D Interrupt base
0x0AE	SPID_INT_vector	SPI D Interrupt vector
0x0B0	USARTD0_INT_base	USART 0 on port D Interrupt base
0x0B6	USARTD1_INT_base	USART 1 on port D Interrupt base
0x0D0	PORTF_INT_base	Port F Interrupt base
0x0D8	TCF0_INT_base	Timer/Counter 0 on port F Interrupt base
0x0EE	USARTF0_INT_base	USART 0 on port F Interrupt base
0x0FA	USB_INT_base	USB on port D Interrupt base



15. I/O Ports

15.1 Features

- 50 general purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
 - Totem-pole
 - Wired-AND
 - Wired-OR
 - Bus-keeper
 - Inverted I/O
- · Input with synchronous and/or asynchronous sensing with interrupts and events
 - Sense both edges
 - Sense rising edges
 - Sense falling edges
 - Sense low level
- · Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Optional slew rate control
- · Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
 - Hardware read-modify-write through dedicated toggle/clear/set registers
 - Configuration of multiple pins in a single operation
 - Mapping of port registers into bit-accessible I/O memory space
- · Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- · Event channels can be output on port pin
- Remapping of digital peripheral pin functions
 - Selectable USART, SPI, and timer/counter input/output pin locations

15.2 Overview

One port consists of up to eight port pins: pin 0 to 7. Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.

All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.

The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.

The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, PORTF and PORTR.




15.3 Output Driver

All port pins (Pn) have programmable output configuration. The port pins also have configurable slew rate limitation to reduce electromagnetic emission.


15.3.1 Push-pull

Figure 15-1. I/O configuration - Totem-pole.




15.3.2 Pull-down

Figure 15-2. I/O configuration - Totem-pole with pull-down (on input).



15.3.3 Pull-up

Figure 15-3. I/O configuration - Totem-pole with pull-up (on input).






15.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was '1', and pull-down if the last level was '0'.

Figure 15-4. I/O configuration - Totem-pole with bus-keeper.



15.3.5 Others

Figure 15-5. Output configuration - Wired-OR with optional pull-down.





Figure 15-6. I/O configuration - Wired-AND with optional pull-up.






15.4 Input sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 15-7.

Figure 15-7. Input sensing system overview.



When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

15.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. "Pinout and Pin Functions" on page 57 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.



16. TC0/1 – 16-bit Timer/Counter Type 0 and 1

16.1 Features

- Seven 16-bit timer/counters
 - Four timer/counters of type 0
 - Three timer/counters of type 1
 - Split-mode enabling two 8-bit timer/counter from each timer/counter type 0
- 32-bit Timer/Counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
 - Four CC channels for timer/counters of type 0
 - Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- · Waveform generation:
 - Frequency generation
 - Single-slope pulse width modulation
 - Dual-slope pulse width modulation
- · Input capture:
 - Input capture with noise cancelling
 - Frequency capture
 - Pulse width capture
 - 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- · Can be used with event system for:
 - Quadrature decoding
 - Count and direction control
 - Capture
- Can be used with DMA and to trigger DMA transactions
- High-resolution extension
 - Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
- Advanced waveform extension:
 - Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers

16.2 Overview

Atmel AVR XMEGA devices have a set of seven flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.

A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.



A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.

There are two differences between timer/counter type 0 and type 1. Timer/counter 0 has four CC channels, and timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0. Only Timer/Counter 0 has the split mode feature that split it into two 8-bit Timer/Counters with four compare channels each.

Some timer/counters have extensions to enable more specialized waveform and frequency generation. The advanced waveform extension (AWeX) is intended for motor control and other power control applications. It enables low- and high-side output with dead-time insertion, as well as fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

The advanced waveform extension can be enabled to provide extra and more advanced features for the Timer/Counter. This are only available for Timer/Counter 0. See "AWeX – Advanced Waveform Extension" on page 37 for more details.

The high-resolution (hi-res) extension can be used to increase the waveform output resolution by four or eight times by using an internal clock source running up to four times faster than the peripheral clock. See "Hi-Res – High Resolution Extension" on page 38 for more details.

Timer/Counter Base Counter **Prescaler CIKPER Timer Period Control Logic Event** Counter System clk_{PER4} Compare/Capture Channel **AWeX** Compare/Capture Channel B Res Pattern Compare/Capture Channel A Dead-Time Generation 눞 Capture Insertion Fault Comparator Control Protection Waveform Buffer Generation

Figure 16-1. Overview of a Timer/Counter and closely related peripherals.

PORTC, PORTD and PORTE each has one Timer/Counter 0 and one Timer/Counter1. PORTF has one Timer/Counter 0. Notation of these are TCC0 (Time/Counter C0), TCC1, TCD0, TCD1, TCE0, TCE1 and TCF0, respectively.



17. TC2 - Timer/Counter Type 2

17.1 Features

- Eight eight-bit timer/counters
 - Four Low-byte timer/counter
 - Four High-byte timer/counter
- Up to eight compare channels in each Timer/Counter 2
 - Four compare channels for the low-byte timer/counter
 - Four compare channels for the high-byte timer/counter
- Waveform generation
 - Single slope pulse width modulation
- Timer underflow interrupts/events
- · One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control
- . Can be used to trigger DMA transactions

17.2 Overview

There are four Timer/Counter 2. These are realized when a Timer/Counter 0 is set in split mode. It is then a system of two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.

The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts, events and DMA triggers. The two eight-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.

PORTC, PORTD, PORTE and PORTF each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2), TCD2, TCE2 and TCF2, respectively.



18. AWeX - Advanced Waveform Extension

18.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
 - 8-bit resolution
 - Separate high and low side dead-time setting
 - Double buffered dead time
 - Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
 - Double buffered pattern generation
 - Optional distribution of one compare channel output across the port pins
- · Event controlled fault protection for instant and predictable fault triggering

18.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the non-inverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.

The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.

The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the selection of fault triggers.

The AWeX is available for TCC0. The notation of this is AWEXC.



19. Hi-Res – High Resolution Extension

19.1 Features

- Increases waveform generator resolution up to 8x (three bits)
- Supports frequency, single-slope PWM, and dual-slope PWM generation
- . Supports the AWeX when this is used for the same timer/counter

19.2 Overview

The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.

The hi-res extension uses the peripheral 4x clock (Clk_{PER4}). The system clock prescalers must be configured so the peripheral 4x clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res extension is enabled.

There are four hi-res extensions that each can be enabled for each timer/counters pair on PORTC, PORTD, PORTE and PORTF. The notation of these are HIRESC, HIRESD, HIRESE and HIRESF, respectively.



20. RTC – 16-bit Real-Time Counter

20.1 Features

- 16-bit resolution
- Selectable clock source
 - 32.768kHz external crystal
 - External clock
 - 32.768kHz internal oscillator
 - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- · One period register
- Clear counter on period overflow
- · Optional interrupt/event on overflow and compare match


20.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.

The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5µs, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 20-1. Real-time counter overview.





21. USB - Universal Serial Bus Interface

21.1 Features

- One USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface
- Integrated on-chip USB transceiver, no external components needed
- 16 endpoint addresses with full endpoint flexibility for up to 31 endpoints
 - One input endpoint per endpoint address
 - One output endpoint per endpoint address
- Endpoint address transfer type selectable to
 - Control transfers
 - Interrupt transfers
 - Bulk transfers
 - Isochronous transfers
- · Configurable data payload size per endpoint, up to 1023 bytes
- Endpoint configuration and data buffers located in internal SRAM
 - Configurable location for endpoint configuration data
 - Configurable location for each endpoint's data buffer
- Built-in direct memory access (DMA) to internal SRAM for:
 - Endpoint configurations
 - Reading and writing endpoint data
- · Ping-pong operation for higher throughput and double buffered operation
 - Input and output endpoint data buffers used in a single direction
 - CPU/DMA controller can update data buffer during transfer
- Multipacket transfer for reduced interrupt load and software intervention
 - Data payload exceeding maximum packet size is transferred in one continuous transfer
 - No interrupts or software interaction on packet transaction level
- Transaction complete FIFO for workflow management when using multiple endpoints
 - Tracks all completed transactions in a first-come, first-served work queue
- Clock selection independent of system clock source and selection
- Minimum 1.5MHz CPU clock required for low speed USB operation
- Minimum 12MHz CPU clock required for full speed operation
- · Connection to event system
- . On chip debug possibilities during USB transactions

21.2 Overview

The USB module is a USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface.

The USB supports 16 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total of 31 configurable endpoints and one control endpoint. Each endpoint address is fully configurable and can be configured for any of the four transfer types; control, interrupt, bulk, or isochronous. The data payload size is also selectable, and it supports data payloads up to 1023 bytes.

No dedicated memory is allocated for or included in the USB module. Internal SRAM is used to keep the configuration for each endpoint address and the data buffer for each endpoint. The memory locations used for endpoint configurations and data buffers are fully configurable. The amount of memory allocated is fully dynamic, according to the number of endpoints in use and



the configuration of these. The USB module has built-in direct memory access (DMA), and will read/write data from/to the SRAM when a USB transaction takes place.

To maximize throughput, an endpoint address can be configured for ping-pong operation. When done, the input and output endpoints are both used in the same direction. The CPU or DMA controller can then read/write one data buffer while the USB module writes/reads the others, and vice versa. This gives double buffered communication.

Multipacket transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as multiple packets without software intervention. This reduces the CPU intervention and the interrupts needed for USB transfers.

For low-power operation, the USB module can put the microcontroller into any sleep mode when the USB bus is idle and a suspend condition is given. Upon bus resumes, the USB module can wake up the microcontroller from any sleep mode.

PORTD has one USB. Notation of this is USB.



22. TWI - Two-Wire Interface

22.1 Features

- Two Identical two-wire interface peripherals
- Bidirectional, two-wire communication interface
 - Phillips I²C compatible
 - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
 - Slave operation
 - Single bus master operation
 - Bus master in multi-master bus environment
 - Multi-master arbitration
- Flexible slave address match functions
 - 7-bit and general call address recognition in hardware
 - 10-bit addressing supported
 - Address mask register for dual address match or address range masking
 - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100kHz and 400kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)

22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I²C and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.



XMEGA A3U

It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different V_{CC} voltage than used by the TWI bus.

PORTC and PORTE each has one TWI. Notation of these peripherals are TWIC and TWIE.



23. SPI – Serial Peripheral Interface

23.1 Features

- Three Identical SPI peripherals
- Full-duplex, three-wire synchronous data transfer
- Master or slave operation
- · Lsb first or msb first data transfer
- Eight programmable bit rates
- · Interrupt flag at the end of transmission
- Write collision flag to indicate data collision
- Wake up from idle sleep mode
- Double speed master mode

23.2 Overview

The Serial Peripheral Interface (SPI) is a high-speed synchronous data transfer interface using three or four pins. It allows fast communication between an Atmel AVR XMEGA device and peripheral devices or between several microcontrollers. The SPI supports full-duplex communication.

A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions.

PORTC, PORTD, and PORTE each has one SPI. Notation of these peripherals are SPIC, SPID, and SPIE respectively.



24. USART

24.1 Features

- Seven identical USART peripherals
- Full-duplex operation
- Asynchronous or synchronous operation
 - Synchronous clock rates up to 1/2 of the device clock frequency
 - Asynchronous clock rates up to 1/8 of the device clock frequency
- Supports serial frames with 5, 6, 7, 8, or 9 data bits and 1 or 2 stop bits
- · Fractional baud rate generator
 - Can generate desired baud rate from any system clock frequency
 - No need for external oscillator with certain frequencies
- · Built-in error detection and correction schemes
 - Odd or even parity generation and parity check
 - Data overrun and framing error detection
 - Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
 - Transmit complete
 - Transmit data register empty
 - Receive complete
- Multiprocessor communication mode
 - Addressing scheme to address a specific devices on a multidevice bus
 - Enable unaddressed devices to automatically ignore all frames
- Master SPI mode
 - Double buffered operation
 - Operation up to 1/2 of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation

24.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex communication and asynchronous and synchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.

Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

The clock generator includes a fractional baud rate generator that is able to generate a wide range of USART baud rates from any system clock frequencies. This removes the need to use an external crystal oscillator with a specific frequency to achieve a required baud rate. It also supports external clock input in synchronous slave operation.

When the USART is set in master SPI mode, all USART-specific logic is disabled, leaving the transmit and receive buffers, shift registers, and baud rate generator enabled. Pin control and interrupt generation are identical in both modes. The registers are used in both modes, but their functionality differs for some control settings.

An IRCOM module can be enabled for one USART to support IrDA 1.4 physical compliant pulse modulation and demodulation for baud rates up to 115.2Kbps.



XMEGA A3U

PORTC, PORTD, and PORTE each has two USARTs, while PORTF has one USART only. Notation of these peripherals are USARTC0, USARTC1, USARTD0, USARTD1, USARTE0, USARTE1 and USARTF0, respectively.



25. IRCOM - IR Communication Module

25.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2Kbps
- · Selectable pulse modulation scheme
 - 3/16 of the baud rate period
 - Fixed pulse period, 8-bit programmable
 - Pulse modulation disabled
- . Built-in filtering
- · Can be connected to and used by any USART

25.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.



26. AES and DES Crypto Engine

26.1 Features

- Data Encryption Standard (DES) CPU instruction
- Advanced Encryption Standard (AES) crypto module
- DES Instruction
 - Encryption and decryption
 - DES supported
 - Encryption/decryption in 16 CPU clock cycles per 8-byte block
- · AES crypto module
 - Encryption and decryption
 - Supports 128-bit keys
 - Supports XOR data load mode to the state memory
 - Encryption/decryption in 375 clock cycles per 16-byte block

26.2 Overview

The Advanced Encryption Standard (AES) and Data Encryption Standard (DES) are two commonly used standards for cryptography. These are supported through an AES peripheral module and a DES CPU instruction, and the communication interfaces and the CPU can use these for fast, encrypted communication and secure data storage.

DES is supported by an instruction in the AVR CPU. The 8-byte key and 8-byte data blocks must be loaded into the register file, and then the DES instruction must be executed 16 times to encrypt/decrypt the data block.

The AES crypto module encrypts and decrypts 128-bit data blocks with the use of a 128-bit key. The key and data must be loaded into the key and state memory in the module before encryption/decryption is started. It takes 375 peripheral clock cycles before the encryption/decryption is done. The encrypted/encrypted data can then be read out, and an optional interrupt can be generated. The AES crypto module also has DMA support with transfer triggers when encryption/decryption is done and optional auto-start of encryption/decryption when the state memory is fully loaded.



27. CRC – Cyclic Redundancy Check Generator

27.1 Features

- Cyclic redundancy check (CRC) generation and checking for
 - Communication data
 - Program or data in flash memory
 - Data in SRAM and I/O memory space
- Integrated with flash memory, DMA controller and CPU
 - Continuous CRC on data going through a DMA channel
 - Automatic CRC of the complete or a selectable range of the flash memory
 - CPU can load data to the CRC generator through the I/O interface
- · CRC polynomial software selectable to
 - CRC-16 (CRC-CCITT)
 - CRC-32 (IEEE 802.3)
- Zero remainder detection

27.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than n bits of the data), and will detect the fraction 1-2⁻ⁿ of all longer error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

• CRC-16:

Polynomial: $x^{16} + x^{12} + x^5 + 1$

Hex value: 0x1021

• CRC-32:

Polynomial: $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$

Hex value: 0x04C11DB7



28. ADC - 12-bit Analog to Digital Converter

28.1 Features

- Two Analog to Digital Converters (ADCs)
- 12-bit resolution
- · Up to two million samples per second
 - Two inputs can be sampled simultaneously using ADC and 1x gain stage
 - Four inputs can be sampled within 1.5µs
 - Down to 2.5µs conversion time with 8-bit resolution
 - Down to 3.5µs conversion time with 12-bit resolution
- Differential and single-ended input
 - Up to 16 single-ended inputs
 - 16x4 differential inputs without gain
 - 8x4 differential input with gain
- . Built-in differential gain stage
 - 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
- . Single, continuous and scan conversion options
- · Four internal inputs
 - Internal temperature sensor
 - DAC output
 - V_{CC} voltage divided by 10
 - 1.1V bandgap voltage
- · Four conversion channels with individual input control and result registers
 - Enable four parallel configurations and results
- · Internal and external reference options
- . Compare function for accurate monitoring of user defined thresholds
- · Optional event triggered conversion for accurate timing
- Optional DMA transfer of conversion results
- · Optional interrupt/event on compare result

28.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to two million samples per second (msps). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.

This is a pipelined ADC that consists of several consecutive stages. The pipelined design allows a high sample rate at a low system clock frequency. It also means that a new input can be sampled and a new ADC conversion started while other ADC conversions are still ongoing. This removes dependencies between sample rate and propagation delay.


The ADC has four conversion channels (0-3) with individual input selection, result registers, and conversion start control. The ADC can then keep and use four parallel configurations and results, and this will ease use for applications with high data throughput or for multiple modules using the ADC independently. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.



Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC, $V_{CC}/10$ and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

Figure 28-1. ADC overview.



Two inputs can be sampled simultaneously as both the ADC and the gain stage include sample and hold circuits, and the gain stage has 1x gain setting. Four inputs can be sampled within 1.5µs without any intervention by the application.

The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from 3.5µs for 12-bit to 2.5µs for 8-bit result.

ADC conversion results are provided left- or right adjusted with optional '1' or '0' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).

PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively.



29. DAC - 12-bit Digital to Analog Converter


29.1 Features

- One Digital to Analog Converter (DAC)
- 12-bit resolution
- Two independent, continuous-drive output channels
- Up to one million samples per second conversion rate per DAC channel
- Built-in calibration that removes:
 - Offset error
 - Gain error
- Multiple conversion trigger sources
 - On new available data
 - Events from the event system
- · High drive capabilities and support for
 - Resistive loads
 - Capacitive loads
 - Combined resistive and capacitive loads
- · Internal and external reference options
- DAC output available as input to analog comparator and ADC
- Low-power mode, with reduced drive strength
- · Optional DMA transfer of data

29.2 Overview

The digital-to-analog converter (DAC) converts digital values to voltages. The DAC has two channels, each with 12-bit resolution, and is capable of converting up to one million samples per second (msps) on each channel. The built-in calibration system can remove offset and gain error when loaded with calibration values from software.

Figure 29-1. DAC overview.



A DAC conversion is automatically started when new data to be converted are available. Events from the event system can also be used to trigger a conversion, and this enables synchronized and timed conversions between the DAC and other peripherals, such as a timer/counter. The DMA controller can be used to transfer data to the DAC.



XMEGA A3U

The DAC has high drive strength, and is capable of driving both resistive and capacitive loads, aswell as loads which combine both. A low-power mode is available, which will reduce the drive strength of the output. Internal and external voltage references can be used. The DAC output is also internally available for use as input to the analog comparator or ADC.

PORTB has one DAC. Notation of this peripheral is DACB.



30. AC – Analog Comparator

30.1 Features

- Four Analog Comparators (AC)
- Selectable propagation delay versus current consumption
- Selectable hysteresis
 - No
 - Small
 - Large
- · Analog comparator output available on pin
- Flexible input selection
 - All pins on the port
 - Output from the DAC
 - Bandgap reference voltage
 - A 64-level programmable voltage scaler of the internal V_{CC} voltage
- Interrupt and event generation on:
 - Rising edge
 - Falling edge
 - Toggle
- Window function interrupt and event generation on:
 - Signal above window
 - Signal inside window
 - Signal below window
- Constant current source with configurable output pin selection

30.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.

Two important properties of the analog comparator's dynamic behavior are: hysteresis and propagation delay. Both of these parameters may be adjusted in order to achieve the optimal operation for each application.

The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.

A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.

The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.

PORTA and PORTB each has one AC pair. Notations are ACA and ACB, respectively.







Figure 30-1. Analog comparator overview.

The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 30-2.

Figure 30-2. Analog comparator window function.





31. Programming and Debugging

31.1 Features

- Programming
 - External programming through PDI or JTAG interfaces
 Minimal protocol overhead for fast operation
 - Built-in error detection and handling for reliable operation
 - Boot loader support for programming through any communication interface
- Debugging
 - Nonintrusive, real-time, on-chip debug system
 - No software or hardware resources required from device except pin connection
 - Program flow control
 - Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
 - Unlimited number of user program breakpoints
 - Unlimited number of user data breakpoints, break on:

Data location read, write, or both read and write

Data location content equal or not equal to a value

Data location content is greater or smaller than a value

Data location content is within or outside a range

- No limitation on device clock frequency
- Program and Debug Interface (PDI)
 - Two-pin interface for external programming and debugging
 - Uses the Reset pin and a dedicated pin
 - No I/O pins required during programming or debugging
- JTAG interface
 - Four-pin, IEEE Std. 1149.1 compliant interface for programming and debugging
 - Boundary scan capabilities according to IEEE Std. 1149.1 (JTAG)

31.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device.

The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassembler level.

Programming and debugging can be done through two physical interfaces. The primary one is the PDI physical layer, which is available on all devices. This is a two-pin interface that uses the Reset pin for the clock input (PDI_CLK) and one other dedicated pin for data input and output (PDI_DATA). A JTAG interface is also available on most devices, and this can be used for programming and debugging through the four-pin JTAG interface. The JTAG interface is IEEE Std. 1149.1 compliant, and supports boundary scan. Any external programmer or on-chip debugger/emulator can be directly connected to either of these interfaces. Unless otherwise stated, all references to the PDI assume access through the PDI physical layer.



32. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 3. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

32.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

32.1.1 Operation/Power Supply

 $m V_{CC}$ Digital supply voltage $m AV_{CC}$ Analog supply voltage

GND Ground

32.1.2 Port Interrupt functions

SYNC Port pin with full synchronous and limited asynchronous interrupt function

ASYNC Port pin with full synchronous and full asynchronous interrupt function

32.1.3 Analog functions

ACn Analog Comparator input pin n
ACnOUT Analog Comparator n Output

ADCn Analog to Digital Converter input pin n

DACn Digital to Analog Converter output pin n

A_{REF} Analog Reference input pin

32.1.4 Timer/Counter and AWEX functions

OCnxLS Output Compare Channel x Low Side for Timer/Counter n
OCnxHS Output Compare Channel x High Side for Timer/Counter n



32.1.5 **Communication functions**

SCL Serial Clock for TWI SDA Serial Data for TWI

SCLIN Serial Clock In for TWI when external driver interface is enabled **SCLOUT** Serial Clock Out for TWI when external driver interface is enabled **SDAIN** Serial Data In for TWI when external driver interface is enabled **SDAOUT** Serial Data Out for TWI when external driver interface is enabled

XCKn Transfer Clock for USART n RXDn Receiver Data for USART n TXDn Transmitter Data for USART n

SS Slave Select for SPI

MOSI Master Out Slave In for SPI MISO Master In Slave Out for SPI

SCK Serial Clock for SPI

D-Data- for USB D+ Data+ for USB

32.1.6 Oscillators, Clock and Event

TOSCn Timer Oscillator pin n

XTALn Input/Output for Oscillator pin n

CLKOUT Peripheral Clock Output **EVOUT Event Channel Output RTCOUT** RTC Clock Source Output

32.1.7 **Debug/System functions**

RESET Reset pin

PDI_CLK Program and Debug Interface Clock pin PDI_DATA Program and Debug Interface Data pin

TCK JTAG Test Clock TDI JTAG Test Data In TDO JTAG Test Data Out TMS JTAG Test Mode Select



32.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.

For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the first table where this apply.

Table 32-1. Port A - alternate functions.

PORT A	PIN#	INTERRUPT	ADCA POS/GAINPOS	ADCB POS	ADCA NEG	ADCA GAINNEG	ACA POS	ACA NEG	ACA OUT	REFA
GND	60									
AV _{CC}	61									
PA0	62	SYNC	ADC0	ADC8	ADC0		AC0	AC0		AREF
PA1	63	SYNC	ADC1	ADC9	ADC1		AC1	AC1		
PA2	64	SYNC/ASYNC	ADC2	ADC10	ADC2		AC2			
PA3	1	SYNC	ADC3	ADC11	ADC3		AC3	AC3		
PA4	2	SYNC	ADC4	ADC12		ADC4	AC4			
PA5	3	SYNC	ADC5	ADC13		ADC5	AC5	AC5		
PA6	4	SYNC	ADC6	ADC14		ADC6	AC6		AC1OUT	
PA7	5	SYNC	ADC7	ADC15		ADC7		AC7	AC0OUT	

Table 32-2. Port B - alternate functions.

PORT B	PIN#	INTERRUPT	ADCA POS/GAINPOS	ADCB POS	ADCB NEG	ADCB GAINNEG	ACB POS	ACB NEG	ACB OUT	DACB	REFB	JTAG
PB0	6	SYNC	ADC8	ADC0	ADC0		AC0	AC0			AREF	
PB1	7	SYNC	ADC9	ADC1	ADC1		AC1	AC1				
PB2	8	SYNC/ASYNC	ADC10	ADC2	ADC2		AC2			DAC0		
РВ3	9	SYNC	ADC11	ADC3	ADC3		AC3	AC3		DAC1		
PB4	10	SYNC	ADC12	ADC4		ADC4	AC4					TMS
PB5	11	SYNC	ADC13	ADC5		ADC5	AC5	AC5				TDI
PB6	12	SYNC	ADC14	ADC6		ADC6	AC6		AC1OUT			TCK
PB7	13	SYNC	ADC15	ADC7		ADC7		AC7	AC0OUT			TDO
GND	14											
V _{cc}	15											

Table 32-3. Port C - alternate functions.

PORT C	PIN#	INTERRUPT	TCC0 (1)(2)	AWEXC	TCC1	USARTC0 (3)	USARTC1	SPIC (4)	TWIC	CLOCKOUT (5)	EVENTOUT (6)
PC0	16	SYNC	OC0A	OC0ALS					SDA		
PC1	17	SYNC	OC0B	OC0AHS		XCK0			SCL		
PC2	18	SYNC/ASYNC	OC0C	OC0BLS		RXD0					
РС3	19	SYNC	OC0D	OC0BHS		TXD0					
PC4	20	SYNC		OC0CLS	OC1A			SS			
PC5	21	SYNC		OC0CHS	OC1B		XCK1	MOSI			
PC6	22	SYNC		OC0DLS			RXD1	MISO		RTCOUT	
PC7	23	SYNC		OC0DHS			TXD1	SCK		clk _{PER}	EVOUT
GND	24										
V _{cc}	25										

Notes: 1. Pin mapping of all TC0 can optionally be moved to high nibble of port.

- 2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
- 3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
- 4. Pins MOSI and SCK for all SPI can optionally be swapped.
- 5. CLKOUT can optionally be moved between port C, D and E and between pin 4 and 7.
- 6. EVOUT can optionally be moved between port C, D and E and between pin 4 and 7.

Table 32-4. Port D - alternate functions.

PORT D	PIN#	INTERRUPT	TCD0	TCD1	USBD	USARTD0	USARTD1	SPID	TWID	CLOCKOUT	EVENTOUT
PD0	26	SYNC	OC0A						SDA		
PD1	27	SYNC	OC0B			XCK0			SCL		
PD2	28	SYNC/ASYNC	OC0C			RXD0					
PD3	29	SYNC	OC0D			TXD0					
PD4	30	SYNC		OC1A				SS			
PD5	31	SYNC		OC1B			XCK1	MOSI			
PD6	32	SYNC			D-		RXD1	MISO			
PD7	33	SYNC			D+		TXD1	SCK		clk _{PER}	EVOUT
GND	33										
V _{cc}	34										

Table 32-5. Port E - alternate functions.

PORT E	PIN#	INTERRUPT	TCE0	AWEXE	TCE1	USARTE0	USARTE1	SPIE	TWIE	CLOCKOUT	EVENTOUT
PE0	36	SYNC	OC0A	OC0ALS					SDA		
PE1	37	SYNC	OC0B	OC0AHS		XCK0			SCL		
PE2	38	SYNC/ASYNC	OC0C	OC0BLS		RXD0					
PE3	39	SYNC	OC0D	OC0BHS		TXD0					
PE4	40	SYNC		OC0CLS	OC1A			SS			
PE5	41	SYNC		OC0CHS	OC1B		XCK1	MOSI			
PE6	42	SYNC		OC0DLS			RXD1	MISO			
PE7	43	SYNC		OC0DHS			TXD1	SCK		clk _{PER}	EVOUT
GND	44										
V _{cc}	45										



Table 32-6. Port F - alternate functions.

PORT F	PIN#	INTERRUPT	TCF0	USARTF0
PF0	46	SYNC	OC0A	
PF1	47	SYNC	OC0B	хско
PF2	48	SYNC/ASYNC	OC0C	RXD0
PF3	49	SYNC	OCOD	TXD0
PF4	50	SYNC		
PF5	51	SYNC		
GND	52			
V _{cc}	53			
PF6	54	SYNC		
PF7	53	SYNC		

Table 32-7. Port R- alternate functions.

PORT R	PIN#	INTERRUPT	PDI	XTAL
PDI	56		PDI_DATA	
RESET	57		PDI_CLOCK	
PRO	58	SYNC		XTAL2
PR1	59	SYNC		XTAL1

33. Peripheral Module Address Map

The address maps show the base address for each peripheral and module in Atmel AVR XMEGA A3U. For complete register description and summary for each peripheral module, refer to the XMEGA AU manual.

Base address	Name	Description
0x0000	GPIO	General Purpose IO Registers
0x0010	VPORT0	Virtual Port 0
0x0010	VPORT1	Virtual Port 1
0x0014	VPORT2	Virtual Port 2
0x001C	VPORT3	Virtual Port 3
0x0030	CPU	CPU
0x0040	CLK	Clock Control
0x0048	SLEEP	Sleep Controller
0x0050	OSC	Oscillator Control
0x0060	DFLLRC32M	DFLL for the 32MHz Internal Oscillator
0x0068	DFLLRC2M	DFLL for the 2MHz Internal Oscillator
0x0070	PR	Power Reduction
0x0078	RST	Reset Controller
0x0080	WDT	Watch-Dog Timer
0x0090	MCU	MCU Control
0x00A0	PMIC	Programmable Multilevel Interrupt Controller
0x00B0	PORTCFG	Port Configuration
0x00C0	AES	AES Module
0x00D0	CRC	CRC Module
0x0100	DMA	DMA Controller
0x0180	EVSYS	Event System
0x01C0	NVM	Non Volatile Memory (NVM) Controller
0x0200	ADCA	Analog to Digital Converter on port A
0x0240	ADCB	Analog to Digital Converter on port B
0x0320	DACB	Digital to Analog Converter on port B
0x0380	ACA	Analog Comparator pair on port A
0x0390	ACB	Analog Comparator pair on port B
0x0400	RTC	Real Time Counter
0x0480	TWIC	Two-Wire Interface on port C
0x04A0	TWIE	Two-Wire Interface on port E
0x04C0	USB	USB Device
0x0600	PORTA	Port A
0x0620	PORTB	Port B
0x0640	PORTC	Port C
0x0660	PORTD	Port D
0x0680	PORTE	Port E
0x06A0	PORTF	Port F
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/Counter 0 on port C
0x0840	TCC1	Timer/Counter 1 on port C
0x0880	AWEXC	Advanced Waveform Extension on port C
0x0890	HIRESC	High Resolution Extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08B0	USARTC1	USART 1 on port C
0x08C0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0900	TCD0	Timer/Counter 0 on port D
0x0940	TCD1	Timer/Counter 1 on port D
0x0990	HIRESD	High Resolution Extension on port D
0x09A0	USARTD0	USART 0 on port D
0x09B0	USARTD1	USART 1 on port D
0x09C0	SPID	Serial Peripheral Interface on port D
0x0A00	TCE0	Timer/Counter 0 on port E
0x0A40	TCE1	Timer/Counter 1 on port E
0x0A80	AWEXE	Advanced Waveform Extension on port E
0x0A90	HIRESE	High Resolution Extension on port E
0x0AA0	USARTE0	USART 0 on port E
0x0AB0	USARTE1	USART 1 on port E
0x0AC0	SPIE	Serial Peripheral Interface on port E
0x0B00	TCF0	Timer/Counter 0 on port F



Base address	Name	Description
0x0B90	HIRESF	High Resolution Extension on port F
0x0BA0	USARTF0	USART 0 on port F
0x0BC0	SPIF	Serial Peripheral Interface on port F



34. Instruction Set Summary

Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
	-	Arithmetic	and Logic Instructions			_	
ADD	Rd, Rr	Add without Carry	Rd	←	Rd + Rr	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	Rd	←	Rd + Rr + C	Z,C,N,V,S,H	1
ADIW	Rd, K	Add Immediate to Word	Rd	←	Rd + 1:Rd + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract without Carry	Rd	←	Rd - Rr	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	Rd	←	Rd - K	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	Rd	←	Rd - Rr - C	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	Rd	←	Rd - K - C	Z,C,N,V,S,H	1
SBIW	Rd, K	Subtract Immediate from Word	Rd + 1:Rd	←	Rd + 1:Rd - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND	Rd	←	Rd • Rr	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	Rd	←	Rd • K	Z,N,V,S	1
OR	Rd, Rr	Logical OR	Rd	←	Rd v Rr	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	Rd	←	Rd v K	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	Rd	←	Rd ⊕ Rr	Z,N,V,S	1
СОМ	Rd	One's Complement	Rd	←	\$FF - Rd	Z,C,N,V,S	1
NEG	Rd	Two's Complement	Rd	←	\$00 - Rd	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd	←	Rd v K	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	Rd	←	Rd • (\$FFh - K)	Z,N,V,S	1
INC	Rd	Increment	Rd	←	Rd + 1	Z,N,V,S	1
DEC	Rd	Decrement	Rd	←	Rd - 1	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	Rd	←	Rd • Rd	Z,N,V,S	1
CLR	Rd	Clear Register	Rd	←	$Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	Rd	←	\$FF	None	1
MUL	Rd,Rr	Multiply Unsigned	R1:R0	←	Rd x Rr (UU)	Z,C	2
MULS	Rd,Rr	Multiply Signed	R1:R0	←	Rd x Rr (SS)	Z,C	2
MULSU	Rd,Rr	Multiply Signed with Unsigned	R1:R0	←	Rd x Rr (SU)	Z,C	2
FMUL	Rd,Rr	Fractional Multiply Unsigned	R1:R0	←	Rd x Rr<<1 (UU)	Z,C	2
FMULS	Rd,Rr	Fractional Multiply Signed	R1:R0	←	Rd x Rr<<1 (SS)	Z,C	2
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	R1:R0	←	Rd x Rr<<1 (SU)	Z,C	2
DES	К	Data Encryption	if (H = 0) then R15:R0 else if (H = 1) then R15:R0	←	Encrypt(R15:R0, K) Decrypt(R15:R0, K)		1/2
		Bra	nch instructions				
RJMP	k	Relative Jump	PC	←	PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC(15:0) PC(21:16)	←	Z, 0	None	2
EIJMP		Extended Indirect Jump to (Z)	PC(15:0) PC(21:16)	← ←	Z, EIND	None	2
JMP	k	Jump	PC	←	k	None	3
RCALL	k	Relative Call Subroutine	PC	←	PC + k + 1	None	2/3(1)
ICALL		Indirect Call to (Z)	PC(15:0) PC(21:16)	← ←	Z, 0	None	2/3(1)
EICALL		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	← ←	Z, EIND	None	3 (1)



Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
CALL	k	call Subroutine	PC	←	k	None	3 / 4 (1)
RET		Subroutine Return	PC	←	STACK	None	4 / 5 (1)
RETI		Interrupt Return	PC	←	STACK	1	4 / 5 (1)
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC	←	PC + 2 or 3	None	1/2/3
СР	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	←	PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	←	PC + 2 or 3	None	1/2/3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	←	PC + 2 or 3	None	2/3/4
SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) =1) PC	←	PC + 2 or 3	None	2/3/4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	←	PC + k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	←	PC + k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC	←	PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC	←	PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC	←	PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	←	PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC	←	PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC	←	PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC	←	PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC	←	PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC	←	PC + k + 1	None	1/2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V= 1) then PC	←	PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	←	PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	←	PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC	←	PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	←	PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	←	PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC	←	PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC	←	PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	←	PC + k + 1	None	1/2
		Data t	ransfer instructions				
MOV	Rd, Rr	Copy Register	Rd	←	Rr	None	1
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd	←	Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd	←	К	None	1
LDS	Rd, k	Load Direct from data space	Rd	←	(k)	None	2 (1)(2)
LD	Rd, X	Load Indirect	Rd	←	(X)	None	1 (1)(2)
LD	Rd, X+	Load Indirect and Post-Increment	Rd X	←	(X) X + 1	None	1 (1)(2)
LD	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	←	X - 1 (X)	None	2 (1)(2)
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	←	(Y)	None	1 (1)(2)
LD	Rd, Y+	Load Indirect and Post-Increment	Rd	←	(Y)	None	1 (1)(2)
			Y	\leftarrow	Y + 1		



Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	← ←	Y - 1 (Y)	None	2 (1)(2)
LDD	Rd, Y+q	Load Indirect with Displacement	Rd	←	(Y + q)	None	2 (1)(2)
LD	Rd, Z	Load Indirect	Rd	←	(Z)	None	1 (1)(2)
LD	Rd, Z+	Load Indirect and Post-Increment	Rd Z	←	(Z), Z+1	None	1 (1)(2)
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	←	Z - 1, (Z)	None	2 (1)(2)
LDD	Rd, Z+q	Load Indirect with Displacement	Rd	←	(Z + q)	None	2 (1)(2)
STS	k, Rr	Store Direct to Data Space	(k)	←	Rd	None	2 (1)
ST	X, Rr	Store Indirect	(X)	←	Rr	None	1 (1)
ST	X+, Rr	Store Indirect and Post-Increment	(X) X	←	Rr, X + 1	None	1 (1)
ST	-X, Rr	Store Indirect and Pre-Decrement	X (X)	←	X - 1, Rr	None	2 (1)
ST	Y, Rr	Store Indirect	(Y)	←	Rr	None	1 (1)
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) Y	←	Rr, Y + 1	None	1 (1)
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y (Y)	←	Y - 1, Rr	None	2 (1)
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q)	←	Rr	None	2 (1)
ST	Z, Rr	Store Indirect	(Z)	←	Rr	None	1 (1)
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	←	Rr Z + 1	None	1 (1)
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z	←	Z - 1	None	2 (1)
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q)	←	Rr	None	2 (1)
LPM		Load Program Memory	R0	←	(Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd	←	(Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd Z	←	(Z), Z + 1	None	3
ELPM		Extended Load Program Memory	R0	←	(RAMPZ:Z)	None	3
ELPM	Rd, Z	Extended Load Program Memory	Rd	←	(RAMPZ:Z)	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post- Increment	Rd Z	←	(RAMPZ:Z), Z + 1	None	3
SPM		Store Program Memory	(RAMPZ:Z)	←	R1:R0	None	-
SPM	Z+	Store Program Memory and Post-Increment by 2	(RAMPZ:Z) Z	←	R1:R0, Z+2	None	-
IN	Rd, A	In From I/O Location	Rd	←	I/O(A)	None	1
OUT	A, Rr	Out To I/O Location	I/O(A)	←	Rr	None	1
PUSH	Rr	Push Register on Stack	STACK	←	Rr	None	1 (1)
POP	Rd	Pop Register from Stack	Rd	←	STACK	None	2 (1)
XCH	Z, Rd	Exchange RAM location	Temp Rd (Z)	← ← ←	Rd, (Z), Temp	None	2
LAS	Z, Rd	Load and Set RAM location	Temp Rd (Z)	← ← ←	Rd, (Z), Temp v (Z)	None	2
LAC	Z, Rd	Load and Clear RAM location	Temp Rd (Z)	← ← ←	Rd, (Z), (\$FFh − Rd) • (Z)	None	2




Mnemonics Operands Description			Opera	Flags	#Clocks		
LAT	Z, Rd	Load and Toggle RAM location	Temp Rd (Z)	← ←	$\begin{array}{l} Rd,\\ (Z),\\ Temp \oplus (Z) \end{array}$	None	2
		Bit and	bit-test instructions				
LSL	Rd	Logical Shift Left	Rd(n+1) Rd(0) C	← ←	Rd(n), 0, Rd(7)	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	Rd(n) Rd(7) C	← ←	Rd(n+1), 0, Rd(0)	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0) Rd(n+1) C	← ←	C, Rd(n), Rd(7)	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	Rd(7) Rd(n) C	← ←	C, Rd(n+1), Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n)	←	Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)	\leftrightarrow	Rd(74)	None	1
BSET	s	Flag Set	SREG(s)	←	1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s)	←	0	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	I/O(A, b)	←	1	None	1
СВІ	A, b	Clear Bit in I/O Register	I/O(A, b)	←	0	None	1
BST	Rr, b	Bit Store from Register to T	Т	←	Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b)	←	Т	None	1
SEC		Set Carry	С	←	1	С	1
CLC		Clear Carry	С	←	0	С	1
SEN		Set Negative Flag	N	←	1	N	1
CLN		Clear Negative Flag	N	←	0	N	1
SEZ		Set Zero Flag	Z	←	1	Z	1
CLZ		Clear Zero Flag	Z	←	0	Z	1
SEI		Global Interrupt Enable	1	←	1	I	1
CLI		Global Interrupt Disable	I	←	0	ı	1
SES		Set Signed Test Flag	S	←	1	S	1
CLS		Clear Signed Test Flag	S	←	0	S	1
SEV		Set Two's Complement Overflow	V	←	1	V	1
CLV		Clear Two's Complement Overflow	V	←	0	V	1
SET		Set T in SREG	Т	←	1	Т	1
CLT		Clear T in SREG	Т	←	0	Т	1
SEH		Set Half Carry Flag in SREG	Н	←	1	Н	1
CLH		Clear Half Carry Flag in SREG	Н	←	0	Н	1
	1	MCU (control instructions			1	-
BREAK		Break	(See specific de	scr. fo	r BREAK)	None	1
NOP		No Operation				None	1
SLEEP		Sleep	(see specific de	scr. fo	or Sleep)	None	1
WDR		Watchdog Reset	(see specific de	escr f	or WDR)	None	1


 Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
 One extra cycle must be added when accessing Internal SRAM. Notes:



35. Packaging information

35.1 64A





COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	-	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

2010-10-20

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10mm maximum.


2325 Orchard Parkway San Jose, CA 95131 **TITLE 64A**, 64-lead, 14 x 14mm Body Size, 1.0mm Size, 1.0mm

 $\begin{array}{l} \textbf{64A},\, \textbf{64-lead},\, \textbf{14}\,\, \textbf{x}\,\, \textbf{14mm}\, \textbf{Body}\,\, \textbf{Size},\, \textbf{1.0mm}\,\, \textbf{Body}\,\, \textbf{Thickness},\\ \textbf{0.8mm}\,\, \textbf{Lead}\,\, \textbf{Pitch},\, \textbf{Thin}\,\, \textbf{Profile}\,\, \textbf{Plastic}\,\, \textbf{Quad}\,\, \textbf{Flat}\,\, \textbf{Package}\,\, (\textbf{TQFP}) \end{array}$

DRAWING NO.	REV.
64A	С



35.2 64M2





36. Electrical Characteristics

All typical values are measured at $T = 25^{\circ}$ C unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

36.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 36-1 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 36-1. Absolute maximum ratings.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V_{CC}	Power Supply Voltage		-0.3		4	V
I _{VCC}	Current into a V _{CC} pin				200	A
I _{GND}	I _{GND} Current out of a Gnd pin				200	mA
V_{PIN}	Pin voltage with respect to Gnd and $V_{\rm CC}$		-0.5		V _{CC} +0.5	V
I _{PIN}	I/O pin sink/source current		-25		25	mA
T _A	T _A Storage temperature		-65		150	°C
T _i Junction temperature					150	10

36.2 General Operating Ratings

The device must operate within the ratings listed in Table 36-2 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 36-2. General operating conditions.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
V _{CC}	V _{CC} Power Supply Voltage		1.60		3.6	V	
AV _{CC}	Analog Supply Voltage		1.60		3.6	V	
T _A	T _A Temperature range		-40		85	°C	
T _j	T _j Junction temperature		-40		105	30	




Table 36-3. Operating voltage and frequency.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Clk _{CPU}	CPU clock frequency	V _{CC} = 1.6V	0		12		
		V _{CC} = 1.8V	0		12	N 41 1-	
		V _{CC} = 2.7V	0		32	MHz	
		V _{CC} = 3.6V	0		32		

The maximum CPU clock frequency depends on V_{CC} . As shown in Figure 36-1 the Frequency vs. V_{CC} curve is linear between 1.8V < V_{CC} < 2.7V.

Figure 36-1. Maximum Frequency vs. V_{CC} .



36.3 Current consumption

Table 36-4. Current consumption for Active mode and sleep modes.

Symbol	Parameter	Condition			Тур.	Max.	Units
	Active Power consumption (1)	00111 5 1 011	V _{CC} = 1.8V		120		μΑ
		32kHz, Ext. Clk	V _{CC} = 3.0V		270		
		4141. 5 . 0"	V _{CC} = 1.8V		350		
		1MHz, Ext. Clk	V _{CC} = 3.0V		697		
	Concamption	2MHz, Ext. Clk	V _{CC} = 1.8V		658	700	
			V - 2.0V		1.1	1.4	mA
		32MHz, Ext. Clk	$V_{CC} = 3.0V$		10.6	15	
		20kHz Evt Clk	V _{CC} = 1.8V		4.3		μΑ
		32kHz, Ext. Clk	$V_{CC} = 3.0V$		4.8		
		1MHz, Ext. Clk	V _{CC} = 1.8V		78		
	Idle Power consumption (1)		$V_{CC} = 3.0V$		150		
		2MHz, Ext. Clk	V _{CC} = 1.8V		150	350	
			V _{CC} = 3.0V	290	600		
I_{CC}		32MHz, Ext. Clk		4.7	7.0	mA	
	Power-down power consumption	T = 25°C	V _{CC} = 3.0V		0.1	1.0	
		T = 85°C			1.8	5.0	
		WDT and Sampled BOD enabled, T = 25°C	V _{CC} = 3.0V		1.3	3.0	μΑ
		WDT and Sampled BOD enabled, T = 85°C			3.1	7.0	
		RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C	V _{CC} = 1.8V		1.2		
			V _{CC} = 3.0V		1.3		
	Power-save power consumption (2)	RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C	V _{CC} = 1.8V		0.6	2	
			V _{CC} = 3.0V		0.7	2	
		RTC from low power 32.768kHz TOSC, T = 25°C	V _{CC} = 1.8V		0.8	3	
			V _{CC} = 3.0V		1.0	3	
	Reset power consumption	Current through RESET pin substracted	V _{CC} = 3.0V		250		

Notes: 1. All Power Reduction Registers set.

2. Maximum limits are based on characterization, and not tested in production.



Table 36-5. Current consumption for modules and peripherals.

Symbol	Parameter	Condition (1)		Min.	Тур.	Max.	Units
	ULP oscillator				1.0		
	32.768kHz int. oscillator				27		
	2MHz int. oscillator				85		
	ZIVINZ IIII. OSCIIIAIOI	DFLL enabled wit	th 32.768kHz int. osc. as reference		115		
	32MHz int. oscillator				270		
	SZIVII IZ IIII. OSCIIIAIOI	DFLL enabled wit	th 32.768kHz int. osc. as reference		460		
	PLL	-	20x multiplication factor, 32MHz int. osc. DIV4 as reference		220		μA
	Watchdog Timer				1		
	BOD	Continuous mode)		138		
	ВОВ	Sampled mode, in	ncludes ULP oscillator		1.2		
	Internal 1.0V reference				100		
I _{cc}	Temperature sensor				95		
	ADC				3.0		
		250ksps V _{REF} = Ext ref	CURRLIMIT = LOW		2.6		mA
			CURRLIMIT = MEDIUM		2.1		
			CURRLIMIT = HIGH		1.6		
	DAC	250ksps	Normal mode		1.9		
	DAC	V _{REF} = Ext ref No load	Low Power mode		1.1		
	10	High Speed Mode	9		330		
	AC	Low Power Mode			130		
	DMA	615KBps between	n I/O registers and SRAM		115		μΑ
	Timer/Counter				16		
	USART	Rx and Tx enable	ed, 9600 BAUD		2.5		
	Flash memory and EEPRO	OM programming			4		mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $V_{CC} = 3.0V$, $Clk_{SYS} = 1MHz$ external clock without prescaling, $T = 25^{\circ}C$ unless other conditions are given.




36.4 Wake-up time from sleep modes

Table 36-6. Device wake-up time from sleep modes with various system clock sources.

Symbol	Parameter	Condition	Min.	Typ. ⁽¹⁾	Max.	Units
	Wake-up time from Idle,	External 2MHz clock		2		
		32.768kHz internal oscillator		120		
	Standby, and Extended Standby mode	2MHz internal oscillator		2		
		32MHz internal oscillator		0.2		
T _{wakeup}		External 2MHz clock		4.5		μs
	Wake-up time from Power-save	32.768kHz internal oscillator		320		
	and Power-down mode	2MHz internal oscillator		9		
		32MHz internal oscillator		5		

Note:

Figure 36-2. Wake-up time definition.



The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 36 All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

36.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 36-7. I/O pin characteristics.

Symbol	Parameter	Cor	ndition	Min.	Тур.	Max.	Units
I _{OH} ⁽¹⁾ / I _{OL} ⁽²⁾	I/O pin source/sink current			-20		20	mA
		V _{CC} = 2.7 - 3.6V		2		V _{CC} +0.3	V
V_{IH}	High Level Input Voltage	$V_{CC} = 2.0 - 2.7V$		0.7×V _{CC}		V _{CC} +0.3	
		V _{CC} = 1.6 - 2.0V		0.7×V _{CC}		V _{CC} +0.3	
		V _{CC} = 2.7- 3.6V		-0.3		0.3×V _{CC}	
V_{IL}	Low Level Input Voltage	$V_{CC} = 2.0 - 2.7V$		-0.3		0.3×V _{CC}	
		$V_{CC} = 1.6 - 2.0V$		-0.3		0.3×V _{CC}	
		$V_{CC} = 3.0 - 3.6V$	$I_{OH} = -2mA$	2.4	0.94×V _{CC}		
		$V_{CC} = 2.3 - 2.7V$	$I_{OH} = -1mA$	2.0	0.96×V _{CC}		
V	High Level Output Voltage	V _{CC} = 2.3 - 2.7 V	$I_{OH} = -2mA$	1.7	0.92×V _{CC}		
V _{OH}		$V_{CC} = 3.3V$	$I_{OH} = -8mA$	2.6	2.9		
		V _{CC} = 3.0V	I _{OH} = -6mA	2.1	2.6		
		V _{CC} = 1.8V	$I_{OH} = -2mA$	1.4	1.6		
		$V_{CC} = 3.0 - 3.6V$	I _{OL} = 2mA		0.05×V _{CC}	0.4	
		V _{CC} = 2.3 - 2.7V	I _{OL} = 1mA		0.03×V _{CC}	0.4	
V	Low Level Output Voltage	V _{CC} = 2.3 - 2.7 V	I _{OL} = 2mA		0.06×V _{CC}	0.7	
V_{OL}	Low Level Output Voltage	$V_{CC} = 3.3V$	I _{OL} = 15mA		0.4	0.76	
		V _{CC} = 3.0V	I _{OL} = 10mA		0.3	0.64	
		V _{CC} = 1.8V	$I_{OL} = 5mA$		0.3	0.46	
I _{IN}	Input Leakage Current	T = 25°C			<0.001	0.1	μΑ
R_P	Pull/Buss keeper Resistor				27		kΩ
	Rise time	No load			4		ne
t _r	THISC WITH	INO IOAU	slew rate limitation		7		ns

Notes: 1. The sum of all I_{OH} for PORTA and PORTB must not exceed 100mA.

The sum of all I_{OH} for PORTC, PORTD, PORTE must for each port not exceed 200mA.

The sum of all I_{OH} for pins PF[0-5] on PORTFmust not exceed 200mA.

The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100mA.

2. The sum of all I_{OL} for PORTA and PORTB must not exceed 100mA.

The sum of all I_{OL} for PORTC, PORTD, PORTE must for each port not exceed 200mA.

The sum of all I_{OL} for pins PF[0-5] on PORTFmust not exceed 200mA.

The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100mA.



36.6 ADC characteristics

Table 36-8. Power supply, reference and input range.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV _{CC}	Analog supply voltage		V _{CC} - 0.3		V _{CC} + 0.3	V
V_{REF}	Reference voltage		1		AV _{CC} - 0.6	V
R _{in}	Input resistance	Switched		4.0		kΩ
C _{sample}	Input capacitance	Switched		4.4		pF
R _{AREF}	Reference input resistance	(leakage only)		>10		$M\Omega$
C _{AREF}	Reference input capacitance	Static load		7		pF
V_{IN}	Input range		-0.1		AV _{CC} +0.1	
	Conversion range	Differential mode, Vinp - Vinn	-V _{REF}		V _{REF}	V
V_{IN}	Conversion range	Single ended unsigned mode, Vinp	-ΔV		V _{REF} -ΔV	
ΔV	Fixed offset voltage			190		LSB

Table 36-9. Clock and timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Clk _{ADC}	ADC Clock frequency	Maximum is 1/4 of Peripheral clock frequency	100		2000	kHz
7.20		Measuring internal signals	100		125	
		Current limitation (CURRLIMIT) off	100		2000	
t	Sample rate	CURRLIMIT = LOW	100		1500	1
TADC		CURRLIMIT = MEDIUM	100		1000	ksps
		CURRLIMIT = HIGH	100		500	
	Sampling Time	1/2 Clk _{ADC} cycle	0.25		5	μs
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	5		8	Clk _{ADC} cycles
	Start-up time	ADC clock cycles		12	24	
	ADO III' I'	After changing reference or input mode		7	7	Clk _{ADC} cycles
	ADC settling time	After ADC flush		1	1	7,0,00

Table 36-10. Accuracy characteristics.

Symbol	Parameter		Condition (2)		Тур.	Max.	Units
RES	Resolution	Programmat	Programmable to 8 or 12 bit		12	12	Bits
	Integral non-linearity	5001	V _{CC} -1.0V < V _{REF} < V _{CC} -0.6V		±1.2	±2	
INL ⁽¹⁾		500ksps	All V _{REF}		±1.5	±3	Isb
IINL **			V _{CC} -1.0V < V _{REF} < V _{CC} -0.6V		±1.0	±2	
		2000ksps	All V _{REF}		±1.5	±3	
DNL (1)	Differential non-linearity	guaranteed r	guaranteed monotonic		<±0.8	<±1	



Table 36-10. Accuracy characteristics. (Continued)

Symbol	Parameter		Condition (2)	Min.	Тур.	Max.	Units
					-1		mV
	Offset Error	Temperature	Temperature drift		<0.01		mV/K
		Operating vo	oltage drift		<0.6		mV/V
			External reference		-1		
	Differe	Differential	AV _{CC} /1.6		10		m)/
	Cain France	mode	AV _{CC} /2.0		8		mV
	Gain Error		Bandgap		±5		
		Temperature	drift		<0.02		mV/K
		Operating vo	Operating voltage drift		<0.5		mV/V
	Noise		Differential mode, shorted input 2msps, V _{CC} = 3.6V, Clk _{PER} = 16MHz		0.4		mV rms

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.

Table 36-11. Gain stage characteristics.

Symbol	Parameter	Conditio	n	Min.	Тур.	Max.	Units
R _{in}	Input resistance	Switched in normal mode			4.0		kΩ
C _{sample}	Input capacitance	Switched in normal mode			4.4		pF
	Signal range	Gain stage output	Gain stage output			V _{CC} - 0.6	V
	Propagation delay	ADC conversion rate	ADC conversion rate		1		Clk _{ADC} cycles
	Sample rate	Same as ADC	ame as ADC 1			1000	kHz
INL (1)	Integral Non-Linearity	500ksps	All gain settings		±1.5	±4	lsb
		1x gain, normal mode			-0.8		
	Gain Error	8x gain, normal mode			-2.5		%
		64x gain, normal mode			-3.5		
		1x gain, normal mode			-2		
	Offset Error, input referred	8x gain, normal mode			-5		mV
	mpat rolonou	64x gain, normal mode			-4		
		1x gain, normal mode			0.5		
	Noise	8x gain, normal mode	$V_{CC} = 3.6V$ Ext. V_{REF}		1.5		mV rms
		64x gain, normal mode			11		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.



^{2.} Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external V_{REF} is used.

36.7 DAC Characteristics

Table 36-12. Power supply, reference and output range.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV _{CC}	Analog supply voltage		V _{CC} - 0.3		V _{CC} + 0.3	
AV _{REF}	External reference voltage		1.0		V _{CC} - 0.6	٧
R _{channel}	DC output impedance				50	Ω
	Linear output voltage range		0.15		AV _{CC} -0.15	٧
R _{AREF}	Reference input resistance			>10		MΩ
C _{AREF}	Reference input capacitance	Static load		7		pF
	Minimum Resistance load		1			kΩ
	NA-viewwa itawa - I I				100	pF
	Maximum capacitance load	1000 $Ω$ serial resistance			1	nF
	Outside interest	Operating within accuracy specification			AV _{CC} /1000	mA
	Output sink/source	Safe operation			10	

Table 36-13. Clock and timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Fclk	Conversion rate	Fout=Fclk/4,	0		1000	leana
FCIK	Conversion rate	Cload=100pF, maximum step size	0		1000	ksps

Table 36-14. Accuracy characteristics.

Symbol	Parameter	Condition	on	Min.	Тур.	Max.	Units
RES	Input Resolution					12	Bits
		V - Evt 1.0V	V _{CC} = 1.6V		±2.0	±3	Isb
	NN (1)	V _{REF} = Ext 1.0V	$V_{CC} = 3.6V$		±1.5	±2.5	
INL (1)		V _{BEF} =AV _{CC}	V _{CC} = 1.6V		±2.0	±4	
IINL \	Integral non-linearity	V _{REF} =AV _{CC}	$V_{CC} = 3.6V$		±1.5	±4	
		V _{REF} =INT1V	V _{CC} = 1.6V		±5.0		
			V _{CC} = 3.6V		±5.0		
			V _{CC} = 1.6V		±1.5	3	Isb
		V _{REF} =Ext 1.0V	V _{CC} = 3.6V		±0.6	1.5	
DNL (1)	Differential was linearity	\/ A\/	V _{CC} = 1.6V		±1.0	3.5	
DINL	Differential non-linearity	V _{REF} =AV _{CC}	V _{CC} = 3.6V		±0.6	1.5	
		.,	V _{CC} = 1.6V		±4.5		
		V _{REF} =INT1V	V _{CC} = 3.6V		±4.5		



Table 36-14. Accuracy characteristics. (Continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Gain error	After calibration		<4		lab
	Gain calibration step size			4		Isb
	Gain calibration drift	V _{REF} = Ext 1.0V		<0.2		mV/K
	Offset error	After calibration		<1		Isb
	Offset calibration step size			1		

Note:

36.8 Analog Comparator Characteristics

Table 36-15. Analog Comparator characteristics.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
V _{off}	Input Offset Voltage				<±10		mV
I _{lk}	Input Leakage Current				<1		nA
	Input voltage range			-0.1		AV_CC	V
	AC startup time				100		μs
V _{hys1}	Hysteresis, None				0		
	Hysteresis, Small	mode = High Speed (HS)		13		
V _{hys2}		mode = Low Power (LP)			30		mV
V		mode = HS			30		
V _{hys3}	Hysteresis, Large	mode = LP			60		
		V _{CC} = 3.0V, T= 85°C	mode = HS		30	90	
	B " 11	mode = HS	,		30		
t _{delay}	Propagation delay	V _{CC} = 3.0V, T= 85°C	mode = LP		130	500	ns
		mode = LP	1		130		
	64-Level Voltage Scaler	Integral non-linearity (INI	_)		0.3	0.5	lsb

36.9 Bandgap and Internal 1.0V Reference Characteristics

Table 36-16. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
	Ctartus time	As reference for ADC or DAC	1 Clk _{PER} + 2.5μs		ōμs		
	artup time	As input voltage to ADC and AC		1.5		μs	
	Bandgap voltage			1.1			
INT1V	Internal 1.00V reference	T= 85°C, after calibration	0.99	1	1.01	V	
	Variation over voltage and temperature	Relative to T= 85°C, V _{CC} = 3.0V		±1.0		%	



^{1.} Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

36.10 Brownout Detection Characteristics

Table 36-17. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	BOD level 0 falling V _{CC}		1.60	1.62	1.72	
	BOD level 1 falling V _{CC}			1.8		
	BOD level 2 falling V _{CC}			2.0		V
V	BOD level 3 falling V _{CC}			2.2		
V _{BOT}	BOD level 4 falling V _{CC}			2.4		V
	BOD level 5 falling V _{CC}			2.6		-
	BOD level 6 falling V _{CC}			2.8		
	BOD level 7 falling V _{CC}			3.0		
	Detection time	Continuous mode		0.4		
t _{BOD}	Detection time	Sampled mode		1000		μs
V _{HYST}	Hysteresis			1.6		%

36.11 External Reset Characteristics

Table 36-18. External reset characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t _{EXT}	Minimum reset pulse width			95	1000	ns
.,	5	V _{CC} = 2.7 - 3.6V		0.60×V _{CC}		
	Reset threshold voltage (V _{IH})	V _{CC} = 1.6 - 2.7V		0.70×V _{CC}		V
V _{RST}	Donat the colonial college (A)	V _{CC} = 2.7 - 3.6V		0.40×V _{CC}		V
	Reset threshold voltage (V _{IL})	V _{CC} = 1.6 - 2.7V		0.30×V _{CC}		
R _{RST}	Reset pin Pull-up Resistor			25		kΩ

36.12 Power-on Reset Characteristics

Table 36-19. Power-on reset characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{POT-} (1)	POR threshold voltage falling V _{CC}	V _{CC} falls faster than 1V/ms	0.4	1.0		
		V _{CC} falls at 1V/ms or slower	0.8	1.0		V
V _{POT+}	POR threshold voltage rising $V_{\rm CC}$			1.3	1.59	

Note: 1. V_{POT} values are only valid when BOD is disabled. When BOD is enabled $V_{POT} = V_{POT}$.



36.13 Flash and EEPROM Memory Characteristics

Table 36-20. Endurance and data retention.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
		Muita/Eva a avala a	25°C	10K			Cyrolo
	Floor	Write/Erase cycles	85°C	10K			Cycle
	riasii	Flash	25°C	100			Year
		Data retention	55°C	25			
		Write/Erase cycles	25°C	80K			Cycle
	EEPROM		85°C	30K			
		Data retention	25°C	100			Year
			55°C	25			

Table 36-21. Programming time.

Symbol	Parameter	Condition	Min.	Typ. ⁽¹⁾	Max.	Units
		256KB Flash, EEPROM ⁽²⁾ and SRAM Erase		105		
	Ohin Franc	192KB Flash, EEPROM (2) and SRAM Erase		90		
	Chip Erase	128KB Flash, EEPROM ⁽²⁾ and SRAM Erase		75		
		64KB Flash, EEPROM (2) and SRAM Erase		55		
		Page Erase		4		
	Flash	Page Write		4		ms
		Atomic Page Erase and Write		8		
		Page Erase		4		
	EEPROM	Page Write		4		
		Atomic Page Erase and Write		8		

Notes: 1. Programming is timed from the 2MHz internal oscillator.

2. EEPROM is not erased if the EESAVE fuse is programmed.

36.14 Clock and Oscillator Characteristics

36.14.1 Calibrated 32.768kHz Internal Oscillator characteristics

Table 36-22. 32.768kHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-0.5		0.5	0/
	User calibration accuracy		-0.5		0.5	%



36.14.2 Calibrated 2MHz RC Internal Oscillator characteristics

Table 36-23. 2MHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	1.8		2.2	MHz
	Factory calibrated frequency			2.0		
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-1.5		1.5	
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration stepsize			0.22		

36.14.3 Calibrated and tunable 32MHz internal oscillator characteristics

Table 36-24. 32MHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	30		55	MHz
	Factory calibrated frequency			32		
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-1.5		1.5	
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration step size			0.23		

36.14.4 32kHz Internal ULP Oscillator characteristics

Table 36-25. 32kHz internal ULP oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Output frequency			32		kHz
	Accuracy		-30		30	%

36.14.5 Internal Phase Locked Loop (PLL) characteristics

Table 36-26. Internal PLL characteristics.

Symbo I	Parameter	Condition	Min.	Тур.	Max.	Units
f _{IN}	Input Frequency	Output frequency must be within f _{OUT}	0.4		64	
4	Output fraguancy (1)	V _{CC} = 1.6 - 1.8V	20		48	MHz
f _{OUT}	Output frequency (1)	V _{CC} = 2.7 - 3.6V	20		128	
	Start-up time			25		
	Re-lock time			25		μs

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.



36.14.6 External clock characteristics

Figure 36-3. External clock drive waveform




Table 36-27. External clock used as system clock without prescaling.

Symbo I	Parameter	Condition	Min.	Тур.	Max.	Units
4 /4	Clark Francisco (1)	V _{CC} = 1.6 - 1.8V	0		12	N41.1-
1/t _{CK}	Clock Frequency (1)	V _{CC} = 2.7 - 3.6V	0		32	MHz
	Olada Bariad	V _{CC} = 1.6 - 1.8V	83.3			
t _{CK}	Clock Period	V _{CC} = 2.7 - 3.6V	31.5			
	Clock High Time	V _{CC} = 1.6 - 1.8V	30.0			
t _{CH}		V _{CC} = 2.7 - 3.6V	12.5			
	Clock Low Time	V _{CC} = 1.6 - 1.8V	30.0			
t _{CL}		V _{CC} = 2.7 - 3.6V	12.5			ns
	Die Ties (formations formation)	V _{CC} = 1.6 - 1.8V			10	
t _{CR}	Rise Time (for maximum frequency)	V _{CC} = 2.7 - 3.6V			3	
t _{CF}	Fall Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			10	
		V _{CC} = 2.7 - 3.6V			3	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Note: 1. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

Table 36-28. External clock with prescaler ⁽¹⁾ for system clock.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1/t _{CK}	Clock Frequency (2)	V _{CC} = 1.6 - 1.8V	0		90	N41.1-
		V _{CC} = 2.7 - 3.6V	0		142	MHz



Table 36-28. External clock with prescaler ⁽¹⁾ for system clock.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Clock Period	V _{CC} = 1.6 - 1.8V	11			
t _{CK}		$V_{CC} = 2.7 - 3.6V$	7			
	Clock High Time	V _{CC} = 1.6 - 1.8V	4.5			
t _{CH}		V _{CC} = 2.7 - 3.6V	2.4			
	Clock Low Time	V _{CC} = 1.6 - 1.8V	4.5			ns
t _{CL}		$V_{CC} = 2.7 - 3.6V$	2.4			
t _{CR}	Rise Time (for maximum frequency)				1.5	
t _{CF}	Fall Time (for maximum frequency)				1.5	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.



36.14.7 External 16MHz crystal oscillator and XOSC characteristics

Table 36-29. External 16MHz crystal oscillator and XOSC characteristics.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
		VOCODWD C	FRQRANGE=0		<10		
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=1, 2, or 3		<1		
		XOSCPWR=1			<1		†
		VOCCDWD 0	FRQRANGE=0		<6		ns
	Long term jitter	XOSCPWR=0	FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		
		XOSCPWR=0	FRQRANGE=0		<0.1		
	F		FRQRANGE=1		<0.05		
	Frequency error		FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		%
		XOSCPWR=0	FRQRANGE=0		40		%
	Duty cycle		FRQRANGE=1		42		
			FRQRANGE=2 or 3		45		
		XOSCPWR=1			48		



Table 36-29. External 16MHz crystal oscillator and XOSC characteristics. (Continued)

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units	
		XOSCPWR=0,	0.4MHz resonator, CL=100pF	2.4k				
		FRQRANGE=0	1MHz crystal, CL=20pF	8.7k				
			2MHz crystal, CL=20pF	2.1k				
		XOSCPWR=0,	2MHz crystal	4.2k				
		FRQRANGE=1,	8MHz crystal	250				
	CL=20p	CL=20pF	9MHz crystal	195				
		XOSCPWR=0,	8MHz crystal	360				
		FRQRANGE=2,	9MHz crystal	285			†	
		CL=20pF	12MHz crystal	155				
		XOSCPWR=0, FRQRANGE=3, CL=20pF	9MHz crystal	365			Ω	
В	Negative impedance (1)		12MHz crystal	200				
R _Q			16MHz crystal	105			32	
		XOSCPWR=1, FRQRANGE=0, CL=20pF	9MHz crystal	435				
			12MHz crystal	235				
			16MHz crystal	125				
		XOSCPWR=1, FRQRANGE=1, CL=20pF	9MHz crystal	495				
			12MHz crystal	270				
			16MHz crystal	145				
		XOSCPWR=1,	12MHz crystal	305				
		FRQRANGE=2, CL=20pF	16MHz crystal	160				
		XOSCPWR=1,	12MHz crystal	380				
		FRQRANGE=3, CL=20pF	16MHz crystal	205				
C _{XTAL1}	Parasitic capacitance XTAL1 pin				5.2		pF	
C _{XTAL2}	Parasitic capacitance XTAL2 pin				6.8			
C _{LOAD}	Parasitic capacitance load				2.95			

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.




36.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

Table 36-30. External 32.768kHz crystal oscillator and TOSC characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
E0D/D4	Recommended crystal equivalent	Crystal load capacitance 6.5pF			60	ŀO
ESR/R1	series resistance (ESR)	Crystal load capacitance 9.0pF			35	kΩ
C _{TOSC1}	Parasitic capacitance TOSC1 pin			4.2		"F
C _{TOSC2}	Parasitic capacitance TOSC2 pin			4.3		pF
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note: 1. See Figure 36-4 for definition.

Figure 36-4. TOSC input capacitance.



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

36.15 SPI Characteristics

Figure 36-5. SPI timing requirements in master mode.




Figure 36-6. SPI timing requirements in slave mode.






Table 36-31. SPI timing characteristics and requirements.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t _{SCK}	SCK Period	Master		(See Table 21-4 in XMEGA AU Manual)		
t _{SCKW}	SCK high/low width	Master		0.5×SCK		
t _{SCKR}	SCK Rise time	Master		2.7		
t _{SCKF}	SCK Fall time	Master		2.7		
t _{MIS}	MISO setup to SCK	Master		10		
t _{MIH}	MISO hold after SCK	Master		10		
t _{MOS}	MOSI setup SCK	Master		0.5×SCK		
t _{MOH}	MOSI hold after SCK	Master		1		
t _{SSCK}	Slave SCK Period	Slave	4×t Clk _{PER}			
t _{SSCKW}	SCK high/low width	Slave	2×t Clk _{PER}			ns
t _{SSCKR}	SCK Rise time	Slave			1600	
t _{SSCKF}	SCK Fall time	Slave			1600	
t _{SIS}	MOSI setup to SCK	Slave	3			
t _{SIH}	MOSI hold after SCK	Slave	t Clk _{PER}			
t _{SSS}	SS setup to SCK	Slave	21			
t _{SSH}	SS hold after SCK	Slave	20			
t _{SOS}	MISO setup SCK	Slave		8		
t _{SOH}	MISO hold after SCK	Slave		13		
t _{soss}	MISO setup after SS low	Slave		11		
t _{SOSH}	MISO hold after SS high	Slave		8		



36.16 Two-Wire Interface Characteristics

Table 36-32 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 36-7.

Figure 36-7. Two-wire interface bus timing.




Table 36-32. Two-wire interface characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{IH}	Input High Voltage		0.7V _{CC}		V _{CC} +0.5	
V_{IL}	Input Low Voltage		0.5		0.3×V _{CC}	V
V _{hys}	Hysteresis of Schmitt Trigger Inputs		0.05V _{CC} (1)			V
V _{OL}	Output Low Voltage	3mA, sink current	0		0.4	
t _r	Rise Time for both SDA and SCL		20+0.1C _b (1)(2)		300	
t _{of}	Output Fall Time from V _{IHmin} to V _{ILmax}	10pF < C _b < 400pF (2)	20+0.1C _b (1)(2)		250	ns
t _{SP}	Spikes Suppressed by Input Filter		0		50	
I _I	Input Current for each I/O Pin	$0.1V_{CC} < V_{I} < 0.9V_{CC}$	-10		10	μΑ
Cı	Capacitance for each I/O Pin				10	pF
f _{SCL}	SCL Clock Frequency	f _{PER} (3)>max(10f _{SCL} , 250kHz)	0		400	kHz
	Malura of Bullium mariatan	f _{SCL} ≤ 100kHz	V _{CC} - 0.4V		$\frac{100ns}{C_b}$	
R_P	Value of Pull-up resistor	f _{SCL} > 100kHz	3 <i>mA</i>		$\frac{300ns}{C_b}$	Ω



Table 36-32. Two-wire interface characteristics. (Continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Held Time (was a start) OTABT at 1997	f _{SCL} ≤ 100kHz	4.0			
t _{HD;STA}	Hold Time (repeated) START condition	f _{SCL} > 100kHz	0.6			
	Low Period of SCL Clock	$f_{SCL} \le 100 kHz$	4.7			
t_{LOW}	LOW PERIOD OF SOL CHUCK	f _{SCL} > 100kHz	1.3			
	Lligh Davied of CCI Class	f _{SCL} ≤ 100kHz	4.0			μs
t _{HIGH}	High Period of SCL Clock	f _{SCL} > 100kHz	0.6			
	Set-up time for a repeated START condition	f _{SCL} ≤ 100kHz	4.7			
t _{SU;STA}		f _{SCL} > 100kHz	0.6			
	Data haldkina	$f_{SCL} \le 100 kHz$	0		3.45	
t _{HD;DAT}	Data hold time	f _{SCL} > 100kHz	0		0.9	
	Data actus time	$f_{SCL} \le 100 kHz$	250			
t _{SU;DAT}	Data setup time	f _{SCL} > 100kHz	100			
	Catua time for CTOD condition	f _{SCL} ≤ 100kHz	4.0			μs
t _{SU;STO}	Setup time for STOP condition	f _{SCL} > 100kHz	0.6			
	Bus free time between a STOP and	f _{SCL} ≤ 100kHz	4.7			
t _{BUF}	START condition	f _{SCL} > 100kHz	1.3			

- Notes: 1. Required only for $f_{SCL} > 100 kHz$.
 - 2. $C_b = Capacitance$ of one bus line in pF.
 - 3. $f_{PER} = Peripheral clock frequency.$

37. Typical Characteristics

37.1 Current consumption

37.1.1 Active mode supply current

Figure 37-1. Active supply current vs. frequency. $f_{SYS} = 0$ - 1MHz external clock, T = 25°C.




Figure 37-2. Active supply current vs. frequency. $f_{SYS} = 1 - 32MHz$ external clock, $T = 25^{\circ}C$.






Figure 37-3. Active mode supply current vs. V_{CC} . $f_{SYS} = 32.768kHz$ internal oscillator.





Figure 37-4. Active mode supply current vs. V_{CC} .






1800 -40°C 25°C 85°C 1600 1400 1200 1000 800 600 400 200 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6

V_{CC} [V]

Figure 37-5. Active mode supply current vs. V_{CC} . $f_{SYS} = 2MHz$ internal oscillator.

Figure 37-6. Active mode supply current vs. V_{CC} . $f_{SYS} = 32MHz$ internal oscillator prescaled to 8MHz.





16 -40°C 15 25°C 14 85°C [Yw] 13 12 11 10 9 2.7 2.9 3.0 3.1 3.2 3.3 3.4 3.5 2.8 3.6 $V_{CC}[V]$

Figure 37-7. Active mode supply current vs. V_{CC} . $f_{SYS} = 32MHz$ internal oscillator.

37.1.2 Idle mode supply current

Figure 37-8. Idle mode supply current vs. frequency. $f_{SYS} = 0$ - 1MHz external clock, $T = 25^{\circ}C$.




Figure 37-9. Idle mode supply current vs. frequency.

 $f_{SYS} = 1 - 32MHz$ external clock, T = 25°C.




Figure 37-10. Idle mode supply current vs. V_{CC} .

 $f_{SYS} = 32.768$ kHz internal oscillator.






Figure 37-11. Idle mode supply current vs. V_{CC} . $f_{SYS} = 1MHz$ external clock.




Figure 37-12. Idle mode supply current vs. V_{CC} . $f_{SYS} = 2MHz$ internal oscillator.

200

1.6

1.8

2.0

2.2

2.4

500 450 400 400 350 300 250

2.6

V_{CC} [V]

2.8

3.0

3.2

3.4

3.6



Figure 37-13. Idle mode supply current vs. V_{CC} . $f_{SYS} = 32MHz$ internal oscillator prescaled to 8MHz.






Figure 37-14. Idle mode current vs. V_{CC} . $f_{SYS} = 32MHz$ internal oscillator.




37.1.3 Power-down mode supply current

Figure 37-15. Power-down mode supply current vs. V_{CC} . All functions disabled.



 $\label{eq:continuous} \textbf{Figure 37-16.} \ \ Power-down \ mode \ supply \ current \ vs. \ V_{CC}.$ Watchdog and sampled BOD enabled.






37.1.4 Power-save mode supply current


Figure 37-17. Power-save mode supply current vs. V_{CC} .

Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC.



37.1.5 Standby mode supply current

Figure 37-18. Standby supply current vs. V_{CC} . Standby, $f_{SYS} = 1MHz$.






Figure 37-19. Standby supply current vs. V_{CC}. 25°C, running from different crystal oscillators.

37.2 I/O Pin Characteristics

37.2.1 Pull-up

Figure 37-20. I/O pin pull-up resistor current vs. input voltage. $V_{CC} = 1.8V$.




Figure 37-21. I/O pin pull-up resistor current vs. input voltage. $V_{CC} = 3.0V$.





Figure 37-22. I/O pin pull-up resistor current vs. input voltage. $V_{CC} = 3.3V$.



37.2.2 Output Voltage vs. Sink/Source Current

Figure 37-23. I/O pin output voltage vs. source current. $V_{CC} = 1.8V$.




Figure 37-24. I/O pin output voltage vs. source current. $V_{CC} = 3.0V$.




Figure 37-25. I/O pin output voltage vs. source current. $V_{CC} = 3.3V$.




Figure 37-26. I/O pin output voltage vs. source current.




Figure 37-27. I/O pin output voltage vs. sink current. $V_{CC} = 1.8V$.




Figure 37-28. I/O pin output voltage vs. sink current. $V_{CC} = 3.0V$.




Figure 37-29. I/O pin output voltage vs. sink current. $V_{CC} = 3.3V$.





Figure 37-30. I/O pin output voltage vs. sink current.



37.2.3 Thresholds and Hysteresis

Figure 37-31. I/O pin input threshold voltage vs. V_{CC} . $T = 25^{\circ}C$.




Figure 37-32. I/O pin input threshold voltage vs. V_{CC} . V_{IH} I/O pin read as "1".




Figure 37-33. I/O pin input threshold voltage vs. V_{CC} . V_{IL} I/O pin read as "0".





Figure 37-34. I/O pin input hysteresis vs. V_{CC} .



37.3 ADC Characteristics

Figure 37-35. INL error vs. external V_{REF} . $T = 25\,^{\circ}C$, $V_{CC} = 3.6V$, external reference.






Figure 37-36. INL error vs. sample rate.

$$T=25\,^{\circ}C,\ V_{CC}=3.6V,\ V_{REF}=3.0V$$
 external.








Figure 37-38. DNL error vs. external V_{REF} . $T = 25 \,{}^{\circ}C$, $V_{CC} = 3.6V$, external reference.




Figure 37-39. DNL error vs. sample rate.

T = 25°C, $V_{CC} = 3.6$ V, $V_{REF} = 3.0$ V external.




Figure 37-40. DNL error vs. input code.






Figure 37-41. Gain error vs. V_{REF} . $T = 25 \,^{\circ}C$, $V_{CC} = 3.6V$, ADC sampling speed = 500ksps.




Figure 37-42. Gain error vs. V_{CC} . $T = 25 \,^{\circ}C$, $V_{REF} = external \ 1.0V$, ADC sampling speed = 500ksps.




Figure 37-43. Offset error vs. V_{REF} . $T = 25\,^{\circ}C$, $V_{CC} = 3.6V$, ADC sampling speed = 500ksps.




Figure 37-44. Gain error vs. temperature.

 $V_{CC} = 3.0V$, $V_{REF} = external 2.0V$.




Figure 37-45. Offset error vs. V_{CC} .

T = 25 °C, V_{REF} = external 1.0V, ADC sampling speed = 500ksps.





Figure 37-46. Noise vs. V_{REF} .

T = 25 °C, $V_{CC} = 3.6V$, ADC sampling speed = 500ksps.



3.2

3.4

3.6

1.3
1.2
1.1
1.0
1.0
0.9
0.8
0.8
0.7
0.6
0.5
0.4
Differential mode

Figure 37-47. Noise vs. V_{CC} . T = 25°C, $V_{REF} = external 1.0V$, ADC sampling speed = 500ksps.

37.4 DAC Characteristics

Figure 37-48. DAC INL error vs. V_{REF} .

1.8

2.0

2.2

2.4

2.6

 $V_{cc}[V]$

2.8

3.0

0.3 -




Figure 37-49. DNL error vs. V_{REF} . $T = 25 \,^{\circ}C$, $V_{CC} = 3.6V$.

$$T = 25 \,{}^{\circ}\text{C}, \ V_{CC} = 3.6 \text{V}.$$





Figure 37-50. DAC noise vs. temperature.

$$V_{CC} = 3.0V, V_{REF} = 2.4V$$
.





37.5 Analog Comparator Characteristics

Figure 37-51. Analog comparator hysteresis vs. V_{CC} . High-speed, small hysteresis.




Figure 37-52. Analog comparator hysteresis vs. V_{CC} . Low power, small hysteresis.




Figure 37-53. Analog comparator hysteresis vs. V_{CC} . High-speed mode, large hysteresis.




Figure 37-54. Analog comparator hysteresis vs. V_{CC} . Low power, large hysteresis.




Figure 37-55. Analog comparator current source vs. calibration value. $Temperature = 25^{\circ}C.$




Figure 37-56. Analog comparator current source vs. calibration value. $V_{CC} = 3.0V$.






Figure 37-57. Voltage scaler INL vs. SCALEFAC. T = 25 °C, $V_{CC} = 3.0V$.



37.6 Internal 1.0V reference Characteristics

Figure 37-58. ADC/DAC Internal 1.0V reference vs. temperature.



37.7 BOD Characteristics

Figure 37-59. BOD thresholds vs. temperature. BOD | level = 1.6V.





Figure 37-60. BOD thresholds vs. temperature. BOD | level = 3.0V.



37.8 External Reset Characteristics






Figure 37-62. Reset pin pull-up resistor current vs. reset pin voltage. $V_{CC} = 1.8V$.




Figure 37-63. Reset pin pull-up resistor current vs. reset pin voltage. $V_{CC} = 3.0V$.




Figure 37-64. Reset pin pull-up resistor current vs. reset pin voltage. $V_{CC} = 3.3V$.




Figure 37-65. Reset pin input threshold voltage vs. V_{CC} .

V_{IH} - Reset pin read as "1".






Figure 37-66. Reset pin input threshold voltage vs. V_{CC} .

 $V_{\rm IL}$ - Reset pin read as "0".



37.9 Power-on Reset Characteristics

Figure 37-67. Power-on reset current consumption vs. V_{CC} . BOD level = 3.0V, enabled in continuous mode.






37.10 Oscillator Characteristics


37.10.1 Ultra Low-Power internal oscillator

Figure 37-68. Ultra Low-Power internal oscillator frequency vs. temperature.



37.10.2 32.768kHz Internal Oscillator

Figure 37-69. 32.768kHz internal oscillator frequency vs. temperature.




Frequency [kHz] RC32KCAL[7..0]

Figure 37-70. 32.768kHz internal oscillator frequency vs. calibration value. $V_{CC} = 3.0V, T = 25^{\circ}C.$

37.10.3 2MHz Internal Oscillator

Figure 37-71. 2MHz internal oscillator frequency vs. temperature. *DFLL disabled.*




2.008 3.0V 2.005 3.3V 2.7V 2.002 2.2V 1.999 1.8V Frequency [MHz] 1.996 1.993 1.990 1.987 1.984 1.981 1.978 1.975 -45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85

Temperature [°C]

Figure 37-72. 2MHz internal oscillator frequency vs. temperature. DFLL enabled, from the 32.768kHz internal oscillator.

Figure 37-73. 2MHz internal oscillator CALA calibration step size. $V_{CC} = 3V$.





37.10.4 32MHz Internal Oscillator

Figure 37-74. 32MHz internal oscillator frequency vs. temperature. *DFLL disabled.*




Figure 37-75. 32MHz internal oscillator frequency vs. temperature.

DFLL enabled, from the 32.768kHz internal oscillator.




Figure 37-76. 32MHz internal oscillator CALA calibration step size. $V_{CC} = 3.0V$.





Figure 37-77. 32MHz internal oscillator frequency vs. CALB calibration value. $V_{CC} = 3.0V$.



37.10.5 32MHz internal oscillator calibrated to 48MHz

Figure 37-78. 48MHz internal oscillator frequency vs. temperature. *DFLL disabled.*





Figure 37-79. 48MHz internal oscillator frequency vs. temperature. *DFLL enabled, from the 32.768kHz internal oscillator.*










Figure 37-80. 48MHz internal oscillator CALA calibration step size. $V_{CC} = 3.0V$.

37.11 Two-Wire Interface characteristics










Figure 37-82. SDA hold time vs. supply voltage.

37.12 PDI characteristics





38. Errata

38.1 ATxmega64A3U, ATxmega128A3U, ATxmega192A3U, ATxmega256A3U

38.1.1 Rev. G

• AWeX fault protection restore is not done correct in Pattern Generation Mode

1. AWeX fault protection restore is not done correctly in Pattern Generation Mode

When a fault is detected the OUTOVEN register is cleared, and when fault condition is cleared, OUTOVEN is restored according to the corresponding enabled DTI channels. For Common Waveform Channel Mode (CWCM), this has no effect as the OUTOVEN is correct after restoring from fault. For Pattern Generation Mode (PGM), OUTOVEN should instead have been restored according to the DTILSBUF register.

Problem fix/Workaround

For CWCM no workaround is required.

For PGM in latched mode, disable the DTI channels before returning from the fault condition. Then, set correct OUTOVEN value and enable the DTI channels, before the direction (DIR) register is written to enable the correct outputs again.

For PGM in cycle-by-cycle mode there is no workaround.

38.1.2 Rev. A-F

Not sampled.



39. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

39.1 8386B - 12/11

- 1. Updated the Figure 2-1 on page 3. JTAG written in the white color.
- 2. Updated "Overview" on page 11.
- 3. Updated Figure 30-1 on page 55.
- 4. Updated "Instruction Set Summary" on page 64.
- 5. Updated "Electrical Characteristics" on page 70.
- 6. Updated "Typical Characteristics" on page 92.
- 7. Several changes in "Typical Characteristics"

39.2 8386A - 07/11

1. Initial revision.



Table of Contents

	Feature	es	1
1	Orderir	ng Information	2
2	Pinout/	/Block Diagram	3
3	Overview		
	3.1	Block Diagram	5
4	Resour	ces	6
	4.1	Recommended reading	6
5	Capaci	tive touch sensing	6
6		PU	
	6.1	Features	7
	6.2	Overview	7
	6.3	Architectural Overview	7
	6.4	ALU - Arithmetic Logic Unit	8
	6.5	Program Flow	9
	6.6	Status Register	9
	6.7	Stack and Stack Pointer	9
	6.8	Register File	10
7	Memor	ies	11
	7.1	Features	11
	7.2	Overview	11
	7.3	Flash Program Memory	12
	7.4	Fuses and Lock bits	13
	7.5	Data Memory	14
	7.6	EEPROM	14
	7.7	I/O Memory	14
	7.8	Data Memory and Bus Arbitration	15
	7.9	Memory Timing	15
	7.10	Device ID and Revision	15
	7.11	JTAG Disable	15
	7.12	I/O Memory Protection	15
	7.13	Flash and EEPROM Page Size	15
8	DMAC -	- Direct Memory Access Controller	17





	8.1	Features	17
	8.2	Overview	17
9	Event	System	18
	9.1	Features	18
	9.2	Overview	18
10	Systen	n Clock and Clock options	20
	10.1	Features	
	10.2	Overview	20
	10.3	Clock Sources	21
11	Power	Management and Sleep Modes	23
	11.1	Features	23
	11.2	Overview	23
	11.3	Sleep Modes	23
12	Systen	n Control and Reset	25
	12.1	Features	25
	12.2	Overview	25
	12.3	Reset Sequence	25
	12.4	Reset Sources	26
13	WDT –	Watchdog Timer	27
	13.1	Features	27
	13.2	Overview	27
14	Interru	pts and Programmable Multilevel Interrupt Controller	28
	14.1	Features	28
	14.2	Overview	28
	14.3	Interrupt vectors	28
15	I/O Poi	rts	30
	15.1	Features	30
	15.2	Overview	30
	15.3	Output Driver	31
	15.4	Input sensing	33
	15.5	Alternate Port Functions	33
16	TC0/1 -	– 16-bit Timer/Counter Type 0 and 1	34
	16.1	Features	34

	16.2	Overview	34
17	TC2 - 7	Timer/Counter Type 2	36
	17.1	Features	36
	17.2	Overview	36
18	AWeX	- Advanced Waveform Extension	37
	18.1	Features	37
	18.2	Overview	37
19	Hi-Res	s – High Resolution Extension	38
	19.1	Features	38
	19.2	Overview	38
20	RTC -	16-bit Real-Time Counter	39
	20.1	Features	39
	20.2	Overview	39
21	USB –	Universal Serial Bus Interface	40
	21.1	Features	40
	21.2	Overview	40
22	TWI –	Two-Wire Interface	42
	22.1	Features	42
	22.2	Overview	42
23	SPI – S	Serial Peripheral Interface	44
	23.1	Features	44
	23.2	Overview	44
24	USAR	Τ	45
	24.1	Features	45
	24.2	Overview	45
<i>25</i>	IRCON	I – IR Communication Module	47
	25.1	Features	47
	25.2	Overview	47
26	AES a	nd DES Crypto Engine	48
	26.1	Features	48
	26.2	Overview	48
27	CRC -	Cyclic Redundancy Check Generator	49





	27.1	Features	49
	27.2	Overview	49
28	ADC -	12-bit Analog to Digital Converter	50
	28.1	Features	50
	28.2	Overview	50
29	DAC -	12-bit Digital to Analog Converter	52
	29.1	Features	52
	29.2	Overview	52
30	AC – A	nalog Comparator	54
	30.1	Features	
	30.2	Overview	
31	Progra	mming and Debugging	56
	31.1	Features	
	31.2	Overview	
32	Dinout	and Pin Functions	
JZ	32.1	Alternate Pin Function Description	
	32.1	Alternate Pin Functions	
20			
33	Peripne	eral Module Address Map	62
34	Instruc	tion Set Summary	64
<i>35</i>	Packag	ging information	68
	35.1	64A	68
	35.2	64M2	69
<i>36</i>	Electric	cal Characteristics	70
	36.1	Absolute Maximum Ratings	70
	36.2	General Operating Ratings	70
	36.3	Current consumption	72
	36.4	Wake-up time from sleep modes	74
	36.5	I/O Pin Characteristics	75
	36.6	ADC characteristics	
	36.7	DAC Characteristics	
	36.8	Analog Comparator Characteristics	
	36.9	Bandgap and Internal 1.0V Reference Characteristics	79
	36.10	Brownout Detection Characteristics	80

	36.11	External Reset Characteristics80)
	36.12	Power-on Reset Characteristics80)
	36.13	Flash and EEPROM Memory Characteristics81	I
	36.14	Clock and Oscillator Characteristics81	I
	36.15	SPI Characteristics88	3
	36.16	Two-Wire Interface Characteristics90)
<i>37</i>	Typical	Characteristics 92	<u>?</u>
	37.1	Current consumption92)
	37.2	I/O Pin Characteristics	l
	37.3	ADC Characteristics)
	37.4	DAC Characteristics	;
	37.5	Analog Comparator Characteristics117	7
	37.6	Internal 1.0V reference Characteristics)
	37.7	BOD Characteristics	I
	37.8	External Reset Characteristics	2
	37.9	Power-on Reset Characteristics	;
	37.10	Oscillator Characteristics	;
	37.11	Two-Wire Interface characteristics132	2
	37.12	PDI characteristics	3
38	Errata .		ļ
	38.1	ATxmega64A3U, ATxmega128A3U, ATxmega192A3U, ATxmega256A3U .134	ļ
39	Datash	eet Revision History135	5
	39.1	8386B – 12/11135	;
	39.2	8386A - 07/11	;
	Table o	of Contents	i



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG **Tel**: (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich **GERMANY**

Tel: (+49) 89-31970-0 **Fax**: (+49) 89-3194621 **Atmel Japan**

16F, Shin Osaki Kangyo Bldg. 1-6-4 Osaki Shinagawa-ku Tokyo 104-0032

JAPAN

Tel: (+81) 3-6417-0300 Fax: (+81) 3-6417-0370

© 2011 Atmel Corporation. All rights reserved.

Atmel®, Atmel logo and combinations thereof, Adjacent Key Suppression®, AKS®, AVR®, QTouch®, XMEGA®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of oth-

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROF-ITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Atmel:

ATXMEGA128A3U-AUR ATXMEGA192A3U-AUR ATXMEGA256A3U-MHR