



SILICON LABORATORIES

Si4136/Si4126

ISM RF SYNTHESIZER WITH INTEGRATED VCOs FOR WIRELESS COMMUNICATIONS

Features

- Dual-band RF synthesizers
 - RF1: 2300 MHz to 2500 MHz
 - RF2: 2025 MHz to 2300 MHz
- IF synthesizer
 - 62.5 MHz to 1000 MHz
- Integrated VCOs, loop filters, varactors, and resonators
- Minimal external components required
- Low phase noise
- 5 μ A standby current
- 25.7 mA typical supply current
- 2.7 V to 3.6 V operation
- Packages: 24-pin TSSOP, 28-lead MLP



Applications

- ISM and MMDS band communications
- Dual-band communications
- Wireless LAN and WAN

Description


The Si4136 is a monolithic integrated circuit that performs both IF and RF synthesis for wireless communications applications. The Si4136 includes three VCOs, loop filters, reference and VCO dividers, and phase detectors. Divider and powerdown settings are programmable through a three-wire serial interface.

Functional Block Diagram




Pin Assignments

Si4136-BT



Si4136-BM



Patents pending

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
Electrical Specifications	4
Functional Description	16
Serial Interface	16
Setting the IF VCO Center Frequencies	16
Self-Tuning Algorithm	17
Output Frequencies	17
PLL Loop Dynamics	18
RF and IF Outputs (RFOUT and IFOUT)	18
Reference Frequency Amplifier	19
Powerdown Modes	19
Auxiliary Output (AUXOUT)	19
Control Registers	21
Pin Descriptions: Si4136-BT	27
Pin Descriptions: Si4136-BM	28
Ordering Guide	29
Si4136 Derivative Devices	29
Package Outline: Si4136-BT	30
Package Outline: Si4136-BM	31
Document Change List	32
Contact Information	34



Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Temperature	T_A		-40	25	85	°C
Supply Voltage	V_{DD}		2.7	3.0	3.6	V
Supply Voltages Difference	V_{Δ}	$(V_{DDR} - V_{DDD}),$ $(V_{DDI} - V_{DDD})$	-0.3	—	0.3	V
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25°C unless otherwise stated.						

Table 2. Absolute Maximum Ratings^{1,2}

Parameter	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to 4.0	V
Input Current ³	I_{IN}	±10	mA
Input Voltage ³	V_{IN}	-0.3 to $V_{DD}+0.3$	V
Storage Temperature Range	T_{STG}	-55 to 150	°C
Notes: 1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. This device is a high performance RF integrated circuit with an ESD rating of < 2 kV. Handling and assembly of this device should only be done at ESD-protected workstations. 3. For signals SCLK, SDATA, SEN, PWDN, and XIN.			

Table 3. DC Characteristics(V_{DD} = 2.7 to 3.6 V, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Total Supply Current ¹		RF1 and IF operating	—	25.7	31	mA
RF1 Mode Supply Current ¹			—	15.7	19	mA
RF2 Mode Supply Current ¹			—	15	18	mA
IF Mode Supply Current ¹			—	10	12	mA
Standby Current		$\overline{\text{PWDN}} = 0$	—	1	—	μA
High Level Input Voltage ²	V _{IH}		0.7 V _{DD}	—	—	V
Low Level Input Voltage ²	V _{IL}		—	—	0.3 V _{DD}	V
High Level Input Current ²	I _{IH}	V _{IH} = 3.6 V, V _{DD} = 3.6 V	–10	—	10	μA
Low Level Input Current ²	I _{IL}	V _{IL} = 0 V, V _{DD} = 3.6 V	–10	—	10	μA
High Level Output Voltage ³	V _{OH}	I _{OH} = –500 μA	V _{DD} –0.4	—	—	V
Low Level Output Voltage ³	V _{OL}	I _{OH} = 500 μA	—	—	0.4	V
Notes: 1. RF1 = 2.4 GHz, RF2 = 2.1 GHz, IFOUT = 800 MHz, LPWR = 0. 2. For signals SCLK, SDATA, $\overline{\text{SEN}}$, and $\overline{\text{PWDN}}$. 3. For signal AUXOUT.						

Table 4. Serial Interface Timing
($V_{DD} = 2.7$ to 3.6 V, $T_A = -40$ to 85 °C)

Parameter ¹	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Cycle Time	t_{clk}	Figure 1	40	—	—	ns
SCLK Rise Time	t_r	Figure 1	—	—	50	ns
SCLK Fall Time	t_f	Figure 1	—	—	50	ns
SCLK High Time	t_h	Figure 1	10	—	—	ns
SCLK Low Time	t_l	Figure 1	10	—	—	ns
SDATA Setup Time to SCLK $\uparrow$ ²	t_{su}	Figure 2	5	—	—	ns
SDATA Hold Time from SCLK $\uparrow$ ²	t_{hold}	Figure 2	0	—	—	ns
$\overline{SEN}\downarrow$ to SCLK $\uparrow$ Delay Time ²	t_{en1}	Figure 2	10	—	—	ns
SCLK $\uparrow$ to $\overline{SEN}\uparrow$ Delay Time ²	t_{en2}	Figure 2	12	—	—	ns
$\overline{SEN}\uparrow$ to SCLK $\uparrow$ Delay Time ²	t_{en3}	Figure 2	12	—	—	ns
$\overline{SEN}$ Pulse Width	t_w	Figure 2	10	—	—	ns

Notes:

1. All timing is referenced to the 50% level of the waveform, unless otherwise noted.
2. Timing is not referenced to 50% level of the waveform. See Figure 2.




Figure 1. SCLK Timing Diagram




Figure 2. Serial Interface Timing Diagram




Figure 3. Serial Word Format

Table 5. RF and IF Synthesizer Characteristics

($V_{DD} = 2.7$ to 3.6 V, $T_A = -40$ to 85 °C)

Parameter ¹	Symbol	Test Condition	Min	Typ	Max	Unit
XIN Input Frequency	f_{REF}	XINDIV2 = 0	2	—	25	MHz
XIN Input Frequency	f_{REF}	XINDIV2 = 1	25	—	50	MHz
Reference Amplifier Sensitivity	V_{REF}		0.5	—	$V_{DD} + 0.3$ V	V_{PP}
Phase Detector Update Frequency	f_{ϕ}	$f_{\phi} = f_{REF}/R$ for XINDIV2 = 0 $f_{\phi} = f_{REF}/2R$ for XINDIV2 = 1	0.010	—	1.0	MHz
RF1 VCO Tuning Range ²			2300	—	2500	MHz
RF2 VCO Tuning Range ²			2025	—	2300	MHz
IF VCO Center Frequency Range	f_{CEN}		526	—	952	MHz
IFOUT Tuning Range from f_{CEN}		with IFDIV	62.5	—	1000	MHz
IFOUT VCO Tuning Range from f_{CEN}		Note: $L \pm 10\%$	–5	—	5	%
RF1 VCO Pushing		Open loop	—	0.75	—	MHz/V
RF2 VCO Pushing			—	0.65	—	MHz/V
IF VCO Pushing			—	0.10	—	MHz/V
RF1 VCO Pulling		VSWR = 2:1, all phases, open loop	—	0.250	—	MHz p-p
RF2 VCO Pulling			—	0.100	—	MHz p-p
IF VCO Pulling			—	0.025	—	MHz p-p
RF1 Phase Noise		1 MHz offset	—	–130	—	dBc/Hz
RF1 Integrated Phase Error		100 Hz to 100 kHz	—	1.2	—	degrees rms
RF2 Phase Noise		1 MHz offset	—	–131	—	dBc/Hz
RF2 Integrated Phase Error		100 Hz to 100 kHz	—	1.0	—	degrees rms
IF Phase Noise at 800 MHz		100 kHz offset	—	–104	—	dBc/Hz
IF Integrated Phase Error		100 Hz to 100 kHz	—	0.4	—	degrees rms

Notes:

- $f_{\phi}(\text{RF}) = 1$ MHz, $f_{\phi}(\text{IF}) = 1$ MHz, RF1 = 2.4 GHz, RF2 = 2.1 GHz, IFOUT = 800 MHz, LPWR = 0, for all parameters unless otherwise noted.
- RF VCO tuning range limits are fixed by inductance of internally bonded wires.
- From powerup request ($PWDN\uparrow$ or $SEN\uparrow$ during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF synthesizers ready (settled to within 0.1 ppm frequency error).
- From powerdown request ($PWDN\downarrow$, or $SEN\uparrow$ during a write of 0 to bits PDIB and PDRB in Register 2) to supply current equal to I_{PWDN} .

Table 5. RF and IF Synthesizer Characteristics (Continued)(V_{DD} = 2.7 to 3.6 V, T_A = -40 to 85 °C)

Parameter ¹	Symbol	Test Condition	Min	Typ	Max	Unit
RF1 Harmonic Suppression		Second Harmonic	—	-28	-20	dBc
RF2 Harmonic Suppression			—	-23	-20	dBc
IF Harmonic Suppression			—	-26	-20	dBc
RFOUT Power Level		Z _L = 50 Ω, RF1 active	-7	-3.5	-0.5	dBm
RFOUT Power Level		Z _L = 50 Ω, RF2 active	-7	-3.5	-0.5	dBm
IFOUT Power Level		Z _L = 50 Ω	-7	-4	0	dBm
RF1 Output Reference Spurs		Offset = 1 MHz	—	-63	—	dBc
		Offset = 2 MHz	—	-68	—	dBc
		Offset = 3 MHz	—	-70	—	dBc
RF2 Output Reference Spurs		Offset = 1 MHz	—	-63	—	dBc
		Offset = 2 MHz	—	-68	—	dBc
		Offset = 3 MHz	—	-70	—	dBc
Powerup Request to Synthesizer Ready ³ Time	t _{pup}	Figures 4, 5 f _φ > 500 kHz	—	80	100	μs
Powerup Request to Synthesizer Ready ³ Time	t _{pup}	Figures 4, 5 f _φ ≤ 500 kHz	—	40/f _φ	50/f _φ	
Powerdown Request to Synthesizer Off ⁴ Time	t _{pdn}	Figures 4, 5	—	—	100	ns
Notes: - f_φ(RF) = 1 MHz, f_φ(IF) = 1 MHz, RF1 = 2.4 GHz, RF2 = 2.1 GHz, IFOUT = 800 MHz, LPWR = 0, for all parameters unless otherwise noted. - RF VCO tuning range limits are fixed by inductance of internally bonded wires. - From powerup request (PWDN↑ or SEN↑ during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF synthesizers ready (settled to within 0.1 ppm frequency error). - From powerdown request (PWDN↓, or SEN↑ during a write of 0 to bits PDIB and PDRB in Register 2) to supply current equal to I_{PWDN}.						




Figure 4. Software Power Management Timing Diagram






Figure 5. Hardware Power Management Timing Diagram



**Figure 6. Typical Transient Response RF1 at 2.4 GHz
with 1 MHz Phase Detector Update Frequency**



Typical RF1 Phase Noise at 2.4 GHz

Figure 7. Typical RF1 Phase Noise at 2.4 GHz with 1 MHz Phase Detector Update Frequency






Figure 8. Typical RF1 Spurious Response at 2.4 GHz with 1 MHz Phase Detector Update Frequency

s




Typical RF2 Phase Noise at 2.1 GHz

**Figure 9. Typical RF2 Phase Noise at 2.1 GHz
with 1 MHz Phase Detector Update Frequency**




**Figure 10. Typical RF2 Spurious Response at 2.1 GHz
with 1 MHz Phase Detector Update Frequency**



Typical IF Phase Noise at 800 MHz

**Figure 11. Typical IF Phase Noise at 800 MHz
with 1 MHz Phase Detector Update Frequency**



**Figure 12. IF Spurious Response at 800 MHz
with 1 MHz Phase Detector Update Frequency**



Functional Description

The Si4136 is a monolithic integrated circuit that performs IF and dual-band RF synthesis for many wireless communications applications. This integrated circuit (IC), along with a minimum number of external components, is all that is necessary to implement the frequency synthesis function in applications like W-LAN using the IEEE 802.11 standard.

The Si4136 has three complete phase-locked loops (PLLs), with integrated voltage-controlled oscillators (VCOs). The low phase noise of the VCOs makes the Si4136 suitable for use in demanding wireless communications applications. Also integrated are phase detectors, loop filters, and reference and output frequency dividers. The IC is programmed through a three-wire serial interface.

Two PLLs are provided for RF synthesis. These RF PLLs are multiplexed so that only one PLL is active at a given time (as determined by the setting of an internal register). The active PLL is the last one written. The center frequency of the VCO in each PLL is set by the internal bond wire inductance within the package. Inaccuracies in these inductances are compensated for by the self-tuning algorithm. The algorithm is run following power-up or following a change in the programmed output frequency.

The RF PLLs contain a divide-by-2 circuit before the N-divider. As a result, the phase detector frequency (f_ϕ) is equal to half the desired channel spacing. For example, for a 200 kHz channel spacing, f_ϕ would equal 100 kHz. The IF PLL does not contain the divide-by-2 circuit before the N-divider. In this case, f_ϕ is equal to the desired channel spacing. Each RF VCO is optimized for a particular frequency range. The RF1 VCO is optimized to operate from 2.3 GHz to 2.5 GHz, while the RF2 VCO is optimized to operate between 2.025 GHz and 2.3 GHz.

One PLL is provided for IF synthesis. The center frequency of this circuit's VCO is set by an external inductance. The PLL can adjust the IF output frequency by $\pm 5\%$ of the VCO center frequency. Inaccuracies in the value of the external inductance are compensated for by the Si4136's proprietary self-tuning algorithm. This algorithm is initiated each time the PLL is powered-up (by either the PWDN pin or by software) and/or each time a new output frequency is programmed. The IF VCO can have its center frequency set as low as 526 MHz and as high as 952 MHz. An IF output divider is provided to divide down the IF output frequencies, if needed. The divider is programmable, capable of dividing by 1, 2, 4, or 8.

In order to accommodate designs running at XIN frequencies greater than 25 MHz, the Si4136 includes a programmable divide-by-2 option (XINDIV2 in Register 0, D6) on the XIN input. By enabling this option, the Si4136 can accept a range of TCXO frequencies from 25 MHz to 50 MHz. This feature makes the Si4136 ideal for W-LAN radio designs operating at an XIN of 44 MHz.

The unique PLL architecture used in the Si4136 produces settling (lock) times that are comparable in speed to fractional-N architectures without suffering the high phase noise or spurious modulation effects often associated with those designs.

Serial Interface

A timing diagram for the serial interface is shown in Figure 2 on page 7. Figure 3 on page 7 shows the format of the serial word.

The Si4136 is programmed serially with 22-bit words comprised of 18-bit data fields and 4-bit address fields. When the serial interface is enabled (i.e., when SEN is low) data and address bits on the SDATA pin are clocked into an internal shift register on the rising edge of SCLK. Data in the shift register is then transferred on the rising edge of SEN into the internal data register addressed in the address field. The serial interface is disabled when SEN is high.

Table 11 on page 21 summarizes the data register functions and addresses. It is not necessary (although it is permissible) to clock into the internal shift register any leading bits that are "don't cares."

Setting the IF VCO Center Frequencies

The IF PLL can adjust its output frequency $\pm 5\%$ from the center frequency as established by the value of an external inductance connected to the VCO. The RF1 and RF2 PLLs have fixed operating ranges due to the inductance set by the internal bond wires. Each center frequency is established by the value of the total inductance (internal and/or external) connected to the respective VCO. Manufacturing tolerance of $\pm 10\%$ for the external inductor is acceptable for the IF VCO. The Si4136 will compensate for inaccuracies by executing a self-tuning algorithm following PLL power-up or following a change in the programmed output frequency.

Because the total tank inductance is in the low nH range, the inductance of the package needs to be considered in determining the correct external inductance. The total inductance (L_{TOT}) presented to the IF VCO is the sum of the external inductance (L_{EXT})

and the package inductance (L_{PKG}). The IF VCO has a nominal capacitance (C_{NOM}) in parallel with the total inductance, and the center frequency is as follows:

$$f_{CEN} = \frac{1}{2\pi\sqrt{L_{TOT} \cdot C_{NOM}}} = \frac{1}{2\pi\sqrt{(L_{PKG} + L_{EXT}) \cdot C_{NOM}}}$$

Table 6 summarizes the characteristics of the IF VCO.

Table 6. Si4136-BT VCO Characteristics

VCO	Fcen Range (MHz)		Cnom (pF)	Lpkg (nH)	Lext Range (nH)	
	Min	Max			Min	Max
IF	526	952	6.5	2.1	2.2	12.0




Figure 14. Example of IF External Inductor

As a design example, suppose synthesizing frequencies in a 30 MHz band between 735 MHz and 765 MHz is desired. The center frequency should be defined as midway between the two extremes, or 750 MHz. The PLL will be able to adjust the VCO output frequency $\pm 5\%$ of the center frequency, or ± 37.5 MHz of 750 MHz (i.e., from approximately 713 MHz to 788 MHz). The IF VCO has a C_{NOM} of 6.5 pF, and a 6.9 nH inductance (correct to two digits) in parallel with this capacitance will yield the desired center frequency. An external inductance of 4.8 nH should be connected between IFLA and IFLB, as shown in Figure 14. This, in addition to 2.1 nH of package inductance, will present the correct total inductance to the VCO. In manufacturing, the external inductance can vary $\pm 10\%$ of its nominal value and the Si4136 will correct for the variation with the self-tuning algorithm.

For more information on designing the external trace inductor, please refer to Application Note 31.

Self-Tuning Algorithm

The self-tuning algorithm is initiated immediately following power-up of a PLL or, if the PLL is already powered, following a change in its programmed output frequency. This algorithm attempts to tune the VCO so that its free-running frequency is near the desired output frequency. In so doing, the algorithm will compensate for manufacturing tolerance errors in the value of the external inductance connected to the IF VCO. It will also reduce the frequency error for which the PLL must correct to get the precise desired output frequency. The self-tuning algorithm will leave the VCO oscillating at a frequency in error by somewhat less than 1% of the desired output frequency.

After self-tuning, the PLL controls the VCO oscillation frequency. The PLL will complete frequency locking, eliminating any remaining frequency error. Thereafter, it will maintain frequency-lock, compensating for effects caused by temperature and supply voltage variations.

The Si4136's self-tuning algorithm will compensate for component value errors at any temperature within the specified temperature range. However, the ability of the PLL to compensate for drift in component values that occur *after* self-tuning is limited. For external inductances with temperature coefficients around ± 150 ppm/ $^{\circ}\text{C}$, the PLL will be able to maintain lock for changes in temperature of approximately $\pm 30^{\circ}\text{C}$.

Applications where the PLL is regularly powered-down or the frequency is periodically reprogrammed minimize or eliminate the potential effects of temperature drift because the VCO is re-tuned in either case. In applications where the ambient temperature can drift substantially after self-tuning, it may be necessary to monitor the lock-detect bar (LDETBar) signal on the AUXOUT pin to determine whether a PLL is about to run out of locking capability. (See "Auxiliary Output (AUXOUT)" for how to select LDETBar.) The LDETBar signal will be low after self-tuning has completed but will rise when either the IF or RF PLL nears the limit of its compensation range. (LDETBar will also be high when either PLL is executing the self-tuning algorithm.) The output frequency will still be locked when LDETBar goes high, but the PLL will eventually lose lock if the temperature continues to drift in the same direction. Therefore, if LDETBar goes high both the IF and RF PLLs should promptly be re-tuned by initiating the self-tuning algorithm.

Output Frequencies

The IF and RF output frequencies are set by programming the R- and N-Divider registers. Each PLL has its own R and N registers so that each can be

programmed independently. Programming either the R- or N-Divider register for RF1 or RF2 automatically selects the associated output.

When XINDIV2 = 0, the reference frequency on the XIN pin is divided by R and this signal is the input to the PLL's phase detector. The other input to the phase detector is the PLL's VCO output frequency divided by 2N for the RF PLLs or N for the IF PLL. After an initial transient

$$f_{OUT} = (2N/R) \cdot f_{REF} \text{ (for the RF PLLs)}$$

$$f_{OUT} = (N/R) \cdot f_{REF} \text{ (for the IF PLL).}$$

The integers R are set by programming the RF1 R-Divider register (Register 6), the RF2 R-Divider register (Register 7) and the IF R-Divider register (Register 8).

The integers N are set by programming the RF1 N-Divider register (register 3), the RF2 N-Divider register (Register 4), and the IF N-Divider register (Register 5).

If the optional divide-by-2 circuit on the XIN pin is enabled (XINDIV2 = 1) then after an initial transient

$$f_{OUT} = (N/R) \cdot f_{REF} \text{ (for the RF PLLs)}$$

$$f_{OUT} = (N/2R) \cdot f_{REF} \text{ (for the IF PLL).}$$

Each N-Divider is implemented as a conventional high speed divider. That is, it consists of a dual-modulus prescaler, a swallow counter, and a lower speed synchronous counter. However, the control of these sub-circuits is handled automatically. Only the appropriate N value should be programmed.

PLL Loop Dynamics

The transient response for each PLL is determined by its phase detector update rate f_ϕ (equal to f_{REF}/R) and the phase detector gain programmed for each RF1, RF2, or IF synthesizer. (See Register 1.) Four different settings for the phase detector gain are available for each PLL. The highest gain is programmed by setting the two phase detector gain bits to 00, and the lowest by setting the bits to 11. The values of the available gains, relative to the highest gain, are listed in Table 7.

Table 7. Gain Values (Register 1)

K _p Bits	Relative P.D. Gain
00	1
01	1/2
10	1/4
11	1/8

In general, a higher phase detector gain will decrease in-band phase noise and increase the speed of the PLL

transient until the point at which stability begins to be compromised. The optimal gain depends on N. Table 8 lists recommended settings for different values of N.

Table 8. Optimal K_p Settings

N	RF1 K _{p1} <1:0>	RF2 K _{p2} <1:0>	IF K _{p1} <1:0>
≤2047	00	00	00
2048 to 4095	00	01	01
4096 to 8191	01	10	10
8192 to 16383	10	11	11
≥16384	11	11	11

The VCO gain and loop filter characteristics are not programmable.

The settling time for each PLL is directly proportional to its phase detector update period T_ϕ (T_ϕ equals $1/f_\phi$). During the first 13 update periods the Si4136 executes the self-tuning algorithm. Thereafter the PLL controls the output frequency. Because of the unique architecture of the Si4136 PLLs, the time required to settle the output frequency to 0.1 ppm error is only about 25 update periods. Thus, the total time after power-up or a change in programmed frequency until the synthesized frequency is well settled—including time for self-tuning—is around 40 update periods.

Note: This settling time analysis holds for $f_\phi \leq 500$ kHz. For $f_\phi > 500$ kHz, the settling time can be a maximum of 100 μ s as specified in Table 5.

RF and IF Outputs (RFOUT and IFOUT)

The RFOUT and IFOUT pins are driven by amplifiers that buffer the RF VCOs and IF VCO, respectively. The RF output amplifier receives its input from either the RF1 or RF2 VCO, depending upon which R- or N-Divider register was last written. For example, programming the N-Divider register for RF1 automatically selects the RF1 VCO output.

Figure 13 on page 15 shows an application diagram for the Si4136. The RF output signal must be AC coupled to its load through a capacitor.

The IFOUT pin must also be AC coupled to its load through a capacitor. The IF output level is dependent upon the load. Figure 17 displays the output level versus load resistance. For resistive loads greater than 500 Ω the output level saturates and the bias currents in the IF output amplifier are higher than they need to be. The LPWR bit in the Main Configuration register

(Register 0) can be set to 1 to reduce the bias currents and therefore reduce the power dissipated by the IF amplifier. For loads less than 500 Ω , LPWR should be set to 0 to maximize the output level.

For IF frequencies greater than 500 MHz, a matching network is required in order to drive a 50 Ω load. See Figure 15 below. The value of L_{MATCH} can be determined by Table 9.

Typical values range between 8 nH and 40 nH.




Figure 15. IF Frequencies > 500 MHz

Table 9. L_{MATCH} Values

Frequency	L_{MATCH}
500–600 MHz	40 nH
600–800 MHz	27 nH
800–1 GHz	18 nH

For frequencies less than 500 MHz, the IF output buffer can directly drive a 200 Ω resistive load or higher. For resistive loads greater than 500 Ω ($f < 500$ MHz) the LPWR bit can be set to reduce the power consumed by the IF output buffer. See Figure 16 below.




Figure 16. IF Frequencies < 500 MHz




Figure 17. Typical IF Output Voltage vs. Load Resistance at 550 MHz

Reference Frequency Amplifier

The Si4136 provides a reference frequency amplifier. If the driving signal has CMOS levels, it can be connected directly to the XIN pin. Otherwise, the reference frequency signal should be AC coupled to the XIN pin through a 560 pF capacitor.

Powerdown Modes

Table 10 summarizes the powerdown functionality. The Si4136 can be powered down by taking the $\overline{PWDN}$ pin low or by setting bits in the Powerdown register (Register 2). When the $\overline{PWDN}$ pin is low, the Si4136 will be powered down regardless of the Powerdown register settings. When the $\overline{PWDN}$ pin is high, power management is under control of the Powerdown register bits.

The IF and RF sections of the Si4136 circuitry can be individually powered down by setting the Powerdown register bits PDIB and PDRB low. The reference frequency amplifier will also be powered up if either the PDRB and PDIB bits are high. Also, setting the AUTOPDB bit to 1 in the Main Configuration register (Register 0) is equivalent to setting both bits in the Powerdown register to 1.

The serial interface remains available and can be written in all power-down modes.

Auxiliary Output (AUXOUT)

The signal appearing on AUXOUT is selected by setting the AUXSEL bits in the Main Configuration register (Register 0).

The LDET signal can be selected by setting the AUXSEL bits to 011. This signal can be used to indicate that the IF or RF PLL is about to lose lock due to excessive ambient temperature drift and should be re-tuned.

Table 10. Powerdown Configuration

$\overline{\text{PWDN}}$ Pin	AUTOPDB	PDIB	PDRB	IF Circuitry	RF Circuitry
$\overline{\text{PWDN}} = 0$	x	x	x	OFF	OFF
$\overline{\text{PWDN}} = 1$	0	0	0	OFF	OFF
	0	0	1	OFF	ON
	0	1	0	ON	OFF
	0	1	1	ON	ON
	1	x	x	ON	ON
Note: x = don't care.					

Control Registers

Table 11. Register Summary

Register	Name	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Main Configuration	0	0	0	0	AUXSEL		IFDIV		0	0	0	XIN DIV2	LPWR	0	AUTO PDB	0	0	0
1	Phase Detector Gain	0	0	0	0	0	0	0	0	0	0	0	0	K_{P1}		K_{P2}		K_{P1}	
2	Powerdown	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB
3	RF1 N Divider	N_{RF1}																	
4	RF2 N Divider	0	N_{RF2}																
5	IF N Divider	0	0	N_{IF}															
6	RF1 R Divider	0	0	0	0	0	R_{RF1}												
7	RF2 R Divider	0	0	0	0	0	R_{RF2}												
8	IF R Divider	0	0	0	0	0	R_{IF}												
9	Reserved																		
.																			
.																			
.																			
15	Reserved																		

Note: Registers 9–15 are reserved. Writes to these registers may result in unpredictable behavior.

Register 0. Main Configuration Address Field = A[3:0] = 0000

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	AUXSEL		IFDIV		0	0	0	XIN DIV2	LPWR	0	AUTO PDB	0	0	0

Bit	Name	Function
17:14	Reserved	Program to zero.
13:12	AUXSEL	Auxiliary Output Pin Definition. 00 = Reserved. 01 = Force output low. 11 = Lock Detect (LDETb).
11:10	IFDIV	IF Output Divider 00 = IFOUT = IFVCO Frequency 01 = IFOUT = IFVCO Frequency/2 10 = IFOUT = IFVCO Frequency/4 11 = IFOUT = IFVCO Frequency/8
9:7	Reserved	Program to zero.
6	XINDIV2	XIN Divide-By-2 Mode. 0 = XIN not divided by 2. 1 = XIN divided by 2.
5	LPWR	Output Power-Level Settings for IF Synthesizer Circuit. 0 = $R_{LOAD} < 500 \Omega$ —normal power mode. 1 = $R_{LOAD} \geq 500 \Omega$ —low power mode.
4	Reserved	Program to zero.
3	AUTOPDB	Auto Powerdown 0 = Software powerdown is controlled by Register 2. 1 = Equivalent to setting all bits in Register 2 = 1.
2:0	Reserved	Program to zero.

Register 1. Phase Detector Gain Address Field (A[3:0]) = 0001

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	K _{PI}		K _{P2}		K _{P1}	

Bit	Name	Function
17:6	Reserved	Program to zero.
5:4	K _{PI}	IF Phase Detector Gain Constant. N Value K _{PI} <2048 = 00 2048–4095 = 01 4096–8191 = 10 >8191 = 11
3:2	K _{P2}	RF2 Phase Detector Gain Constant. N Value K _{P2} <2048 = 00 2048–4095 = 01 4096–8191 = 10 >8191 = 11
1:0	K _{P1}	RF1 Phase Detector Gain Constant. N Value K _{P1} <4096 = 00 4096–8191 = 01 8192–16383 = 10 >16383 = 11

Register 2. Powerdown Address Field (A[3:0]) = 0010

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB

Bit	Name	Function
17:2	Reserved	Program to zero.
1	PDIB	Powerdown IF Synthesizer. 0 = IF synthesizer powered down. 1 = IF synthesizer on.
0	PDRB	Powerdown RF Synthesizer. 0 = RF synthesizer powered down. 1 = RF synthesizer on.

Register 3. RF1 N Divider Address Field (A[3:0]) = 0011

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	N_{RF1}																	

Bit	Name	Function
17:0	N_{RF1}	N Divider for RF1 Synthesizer. $N_{RF1} \geq 992$.

Register 4. RF2 N Divider Address Field = A[3:0] = 0100

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	N_{RF2}																

Bit	Name	Function
17	Reserved	Program to zero.
16:0	N_{RF2}	N Divider for RF2 Synthesizer. $N_{RF2} \geq 240$.

Register 5. IF N Divider Address Field (A[3:0]) = 0101

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	N_{IF}															

Bit	Name	Function
17:16	Reserved	Program to zero.
15:0	N_{IF}	N Divider for IF Synthesizer. $N_{IF} \geq 56$.

Register 6. RF1 R Divider Address Field (A[3:0]) = 0110

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	R _{RF1}												

	Name	Function
17:13	Reserved	Program to zero.
12:0	R _{RF1}	R Divider for RF1 Synthesizer. R _{RF1} can be any value from 7 to 8189 if K _{P1} = 00 8 to 8189 if K _{P1} = 01 10 to 8189 if K _{P1} = 10 14 to 8189 if K _{P1} = 11

Register 7. RF2 R Divider Address Field (A[3:0]) = 0111

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	R _{RF2}												


Bit	Name	Function
17:13	Reserved	Program to zero.
12:0	R _{RF2}	R Divider for RF2 Synthesizer. R _{RF2} can be any value from 7 to 8189 if K _{P2} = 00 8 to 8189 if K _{P2} = 01 10 to 8189 if K _{P2} = 10 14 to 8189 if K _{P2} = 11

Register 8. IF R Divider Address Field (A[3:0]) = 1000

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	R _{IF}												

Bit	Name	Function
17:13	Reserved	Program to zero.
12:0	R _{IF}	R Divider for IF Synthesizer. R _{IF} can be any value from 7 to 8189 if K_{P1} = 00 8 to 8189 if K_{P1} = 01 10 to 8189 if K_{P1} = 10 14 to 8189 if K_{P1} = 11


Pin Descriptions: Si4136-BT



Pin Number(s)	Name	Description
1	SCLK	Serial clock input
2	SDATA	Serial data input
3, 4, 6, 8–10, 16, 18, 21	GND	Common ground
5, 7	NC	No connect
11	RFOUT	Radio frequency (RF) output of the selected RF VCO
12	VDDR	Supply voltage for the RF analog circuitry
13	AUXOUT	Auxiliary output
14	PWDN	Powerdown input pin
15	XIN	Reference frequency amplifier input
17	VDDD	Supply voltage for digital circuitry
19, 20	IFLA, IFLB	Pins for inductor connection to IF VCO
22	IFOUT	Intermediate frequency (IF) output of the IF VCO
23	VDDI	Supply voltage for IF analog circuitry
24	SEN	Enable serial port input

Si4136/Si4126

Pin Descriptions: Si4136-BM



Pin Number(s)	Name	Description
1, 2, 4, 6, 7–9, 14, 16, 18, 21, 22, 28	GND	Common ground
3, 5	NC	No connect
10	RFOUT	Radio frequency (RF) output of the selected RF VCO
11	VDDR	Supply voltage for the RF analog circuitry
12	AUXOUT	Auxiliary output
13	PWDN	Powerdown input pin
15	XIN	Reference frequency amplifier input
17	VDDD	Supply voltage for digital circuitry
19, 20	IFLA, IFLB	Pins for inductor connection to IF VCO
23	IFOUT	Intermediate frequency (IF) output of the IF VCO
24	VDDI	Supply voltage for IF analog circuitry
25	SEN	Enable serial port input
26	SCLK	Serial clock input
27	SDATA	Serial data input

Ordering Guide


Ordering Part Number	Description	Temperature
Si4136-BT	2.5 GHz/2.3 GHz/IF OUT	–40 to 85 °C
Si4136-BM	2.5 GHz/2.3 GHz/IF OUT	–40 to 85 °C
Si4126-BM	2.3 GHz/IF OUT	–40 to 85 °C

Si4136 Derivative Devices

The Si4136 performs both IF and dual-band RF frequency synthesis. The Si4126 is a derivative of this device. The Si4126 features two synthesizers, RF2 and IF; it does not include RF1. The pinouts for the Si4126 and the Si4136 are the same. Unused registers related to RF1 should be programmed to zero.

Package Outline: Si4136-BT

Figure 18 illustrates the package details for the Si4136-BT. Table 12 lists the values for the dimensions shown in the illustration.



Approximate device weight is 115.7 mg.

Figure 18. 24-Pin Thin Shrink Small Outline Package (TSSOP)

Table 12. Package Diagram Dimensions

Symbol	Millimeters		Typical*
	Min	Max	
A	—	1.20	✓
A1	0.05	0.15	✓
B	0.19	0.30	
C	0.09	0.20	✓
D	7.70	7.90	
E	4.30	4.50	
e	0.65 BSC		
H	6.40 BSC		
L	0.45	0.75	
θ	0°	8°	✓
γ		0.10	
*Note: To guarantee coplanarity (γ), the parameters marked "Typical" may be exceeded.			

Package Outline: Si4136-BM

Figure 19 illustrates the package details for the Si4136-BM. Table 13 lists the values for the dimensions shown in the illustration.




Figure 19. 28-Pin Micro Leadframe Package (MLP)

Table 13. Package Dimensions

Controlling Dimension: mm

Symbol	Millimeters		
	Min	Nom	Max
A	—	0.85	0.90
A1	0.00	0.01	0.05
b	0.18	0.23	0.30
D, E	5.00 BSC		
D1, E1	4.75 BSC		
D2, E2	2.55	2.70	2.85
N	28		
Nd	7		
Ne	7		
e	0.50 BSC		
L	0.50	0.60	0.75
θ			12°

Document Change List

Revision 1.1 to Revision 1.2

- TSSOP outline updated.

Notes:

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane
Austin, TX 78735
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: productinfo@silabs.com
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.