

NBSG11

2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL* Outputs

*Reduced Swing ECL

Description

The NBSG11 is a 1-to-2 differential fanout buffer, optimized for low skew and Ultra-Low JITTER.

Inputs incorporate internal 50 Ω termination resistors and accept Negative ECL (NECL), Positive ECL (PECL), CML, LVCMOS, LVTTTL, or LVDS. Outputs are Reduced Swing ECL (RSECL), 400 mV. All outputs loaded with 50 Ω to $V_{CC} - 2$ V.

Features


- Maximum Input Clock Frequency up to 12 GHz Typical
- Maximum Input Data Rate up to 12 Gb/s Typical
- 30 ps Typical Rise and Fall Times
- 125 ps Typical Propagation Delay
- RSPECL Output with Operating Range: $V_{CC} = 2.375$ V to 3.465 V with $V_{EE} = 0$ V
- RSNECL Output with RSNECL or NECL Inputs with Operating Range: $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -3.465 V
- RSECL Output Level (400 mV Peak-to-Peak Output), Differential Output Only
- 50 Ω Internal Input Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices
- These are Pb-Free Devices




ON Semiconductor®

<http://onsemi.com>

MARKING DIAGRAM*



QFN16
MN SUFFIX
CASE 485G



A	= Assembly Location
L	= Wafer Lot
Y	= Year
W	= Work Week
▪	= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

NBSG11




Figure 1. QFN16 Pinout (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1	VTCLK	–	Internal 50 Ω Termination Pin. See Table 2.
2	CLK	ECL, CML, LVCMOS, LVDS, LVTTTL Input	Inverted Differential Input. Internal 75 k Ω to V_{EE} and 36.5 k Ω to V_{CC} .
3	CLK	ECL, CML, LVCMOS, LVDS, LVTTTL Input	Noninverted Differential Input. Internal 75 k Ω to V_{EE} .
4	VTCLK	–	Internal 50 Ω Termination Pin. See Table 2.
5,16	V_{EE}	–	Negative Supply Voltage
6,7,14,15	NC	–	No Connect
8,13	V_{CC}	–	Positive Supply Voltage
9	$\overline{Q1}$	RSECL Output	Inverted Differential Output 1. Typically Terminated with 50 Ω to $V_{TT} = V_{CC} - 2.0$ V.
10	Q1	RSECL Output	Noninverted Differential Output 1. Typically Terminated with 50 Ω to $V_{TT} = V_{CC} - 2.0$ V.
11	$\overline{Q0}$	RSECL Output	Inverted Differential output 0. Typically Terminated with 50 Ω to $V_{TT} = V_{CC} - 2.0$ V.
12	Q0	RSECL Output	Noninverted Differential Output 0. Typically Terminated with 50 Ω to $V_{TT} = V_{CC} - 2.0$ V.
–	EP	–	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die but may be electrically and thermally connected to V_{EE} on the PC board.

1. All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad on package bottom (see case drawing) must be attached to a heat-sinking conduit.
2. In the differential configuration when the input termination pins (VTCLK, $\overline{VTCLK}$) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self-oscillation.

NBSG11




Figure 2. Logic Diagram

Table 2. INTERFACING OPTIONS

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTCLK and $\overline{VTCLK}$ to V_{CC}
LVDS	Connect VTCLK and $\overline{VTCLK}$ together
AC-COUPLED	Bias VTCLK and $\overline{VTCLK}$ Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques
LVTTL, LVCMOS	An external voltage should be applied to the unused complementary differential input. Nominal voltage is 1.5 V for LVTTL and $V_{CC}/2$ for LVCMOS inputs.

Table 3. ATTRIBUTES

Characteristics		Value
Internal Input Pulldown Resistor (CLK, $\overline{CLK}$)		75 k Ω
Internal Input Pullup Resistor ($\overline{CLK}$)		36.5 k Ω
ESD Protection	Human Body Model	> 2 kV
	Machine Model	> 100 V
Moisture Sensitivity (Note 3)	Pb-Free	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		125
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

3. For additional information, see Application Note AND8003/D.

NBSG11

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V_{CC}	Positive Power Supply	$V_{EE} = 0\text{ V}$		3.6	V
V_{EE}	Negative Power Supply	$V_{CC} = 0\text{ V}$		-3.6	V
V_I	Positive Input Negative Input	$V_{EE} = 0\text{ V}$ $V_{CC} = 0\text{ V}$	$V_I \leq V_{CC}$ $V_I \geq V_{EE}$	3.6 -3.6	V V
V_{INPP}	Differential Input Voltage $ D - \bar{D} $	$V_{CC} - V_{EE} \geq 2.8\text{ V}$ $V_{CC} - V_{EE} < 2.8\text{ V}$		2.8 $ V_{CC} - V_{EE} $	V V
I_{out}	Output Current	Continuous Surge		25 50	mA mA
T_A	Operating Temperature Range			-40 to +85	°C
T_{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm		41.6 35.2	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	2S2P (Note 4)		4.0	°C/W
T_{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

NBSG11

Table 5. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT $V_{CC} = 2.5\text{ V}$; $V_{EE} = 0\text{ V}$ (Note 5)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	

POWER SUPPLY CURRENT

I_{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA
----------	-------------------------------	----	----	----	----	----	----	----	----	----	----

RSPECL OUTPUTS (Note 6)

V_{OH}	Output HIGH Voltage	1450	1530	1575	1525	1565	1600	1550	1590	1625	mV
V_{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV

DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Figures 4 & 6) (Note 7)

V_{IH}	Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V_{CC}	mV
V_{IL}	Input LOW Voltage	0		$V_{IH} - 150$	0		$V_{IH} - 150$	0		$V_{IH} - 150$	mV
V_{th}	Input Threshold Reference Voltage Range (Note 8)	950		$V_{CC} - 75$	950		$V_{CC} - 75$	950		$V_{CC} - 75$	mV
V_{ISE}	Single-Ended Input Voltage ($V_{IH} - V_{IL}$)	150		2600	150		2600	150		260	mV

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 5 & 7) (Note 9)

V_{IHD}	Differential Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V_{CC}	mV
V_{ILD}	Differential Input LOW Voltage	0		$V_{CC} - 75$	0		$V_{CC} - 75$	0		$V_{CC} - 75$	mV
V_{ID}	Differential Input Voltage ($V_{IHD} - V_{ILD}$)	75		2600	75		2600	75		2600	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Note 10) (Figure 8)	1200		2500	1200		2500	1200		2500	mV
I_{IH}	Input HIGH Current (@ V_{IH})		80	150		80	150		80	150	μA
I_{IL}	Input LOW Current (@ V_{IL})		25	100		25	100		25	100	μA

TERMINATION RESISTORS

R_{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
-----------	-------------------------------------	----	----	----	----	----	----	----	----	----	----------

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V_{CC} .

6. All loading with 50 Ω to $V_{CC} - 2\text{ V}$.

7. V_{th} , V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously.

8. V_{th} is applied to the complementary input when operating in single-ended mode. $V_{th} = (V_{IH} - V_{IL}) / 2$.

9. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.

10. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NBSG11

Table 6. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT $V_{CC} = 3.3\text{ V}$; $V_{EE} = 0\text{ V}$ (Note 11)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	

POWER SUPPLY CURRENT

I_{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA
----------	-------------------------------	----	----	----	----	----	----	----	----	----	----

RSPECL OUTPUTS (Note 12)

V_{OH}	Output HIGH Voltage	2250	2330	2375	2325	2365	2400	2350	2390	2425	mV
V_{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV

DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Figures 4 & 6) (Note 13)

V_{IH}	Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V_{CC}	mV
V_{IL}	Input LOW Voltage	0		$V_{IH} - 150$	0		$V_{IH} - 150$	0		$V_{IH} - 150$	mV
V_{th}	Input Threshold Reference Voltage Range (Note 14)	950		$V_{CC} - 75$	950		$V_{CC} - 75$	950		$V_{CC} - 75$	mV
V_{ISE}	Single-Ended Input Voltage ($V_{IH} - V_{IL}$)	150		2600	150		2600	150		260	mV

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 5 & 7) (Note 15)

V_{IHD}	Differential Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V_{CC}	mV
V_{ILD}	Differential Input LOW Voltage	0		$V_{CC} - 75$	0		$V_{CC} - 75$	0		$V_{CC} - 75$	mV
V_{ID}	Differential Input Voltage ($V_{IHD} - V_{ILD}$)	75		2600	75		2600	75		2600	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Note 16) (Figure 8)	1200		3300	1200		3300	1200		3300	mV
I_{IH}	Input HIGH Current (@ V_{IH})		80	150		80	150		80	150	μA
I_{IL}	Input LOW Current (@ V_{IL})		25	100		25	100		25	100	μA

TERMINATION RESISTORS

R_{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
-----------	-------------------------------------	----	----	----	----	----	----	----	----	----	---

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Input and output parameters vary 1:1 with V_{CC} .

12. All loading with 50 Ω to $V_{CC} - 2\text{ V}$.

13. V_{th} , V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously.

14. V_{th} is applied to the complementary input when operating in single-ended mode. $V_{th} = (V_{IH} - V_{IL}) / 2$.

15. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.

16. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 7. DC CHARACTERISTICS, NECL or RSNECL INPUT WITH NECL OUTPUT $V_{CC} = 0\text{ V}$; $V_{EE} = -3.465\text{ V}$ to -2.375 V (Note 17)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	

POWER SUPPLY CURRENT

I_{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA
----------	-------------------------------	----	----	----	----	----	----	----	----	----	----

RSPECL OUTPUTS (Note 18)

V_{OH}	Output HIGH Voltage	-1050	-970	-925	-975	-935	-900	-950	-910	-875	mV
V_{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV

DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Figures 4 & 6) (Note 19)

V_{IH}	Input HIGH Voltage	$V_{EE} + 1200$		V_{CC}	$V_{EE} + 1200$		V_{CC}	$V_{EE} + 1200$		V_{CC}	mV
V_{IL}	Input LOW Voltage	V_{EE}		$V_{IH} - 150$	V_{EE}		$V_{IH} - 150$	V_{EE}		$V_{IH} - 150$	mV
V_{th}	Input Threshold Reference Voltage Range (Note 20)	$V_{EE} + 950$		$V_{CC} - 75$	$V_{EE} + 950$		$V_{CC} - 75$	$V_{EE} + 950$		$V_{CC} - 75$	mV
V_{ISE}	Single-Ended Input Voltage ($V_{IH} - V_{IL}$)	150		2600	150		2600	150		260	mV

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 5 & 7) (Note 21)

V_{IHD}	Differential Input HIGH Voltage	$V_{EE} + 1200$		V_{CC}	$V_{EE} + 1200$		V_{CC}	$V_{EE} + 1200$		V_{CC}	mV
V_{ILD}	Differential Input LOW Voltage	V_{EE}		$V_{CC} - 75$	V_{EE}		$V_{CC} - 75$	V_{EE}		$V_{CC} - 75$	mV
V_{ID}	Differential Input Voltage ($V_{IHD} - V_{ILD}$)	75		2600	75		2600	75		2600	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Note 22) (Figure 8)	$V_{EE} + 1200$		0	$V_{EE} + 1200$		0	$V_{EE} + 1200$		0	mV
I_{IH}	Input HIGH Current (@ V_{IH})		80	150		80	150		80	150	μA
I_{IL}	Input LOW Current (@ V_{IL})		25	100		25	100		25	100	μA

TERMINATION RESISTORS

R_{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
-----------	-------------------------------------	----	----	----	----	----	----	----	----	----	---

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

17. Input and output parameters vary 1:1 with V_{CC} .

18. All loading with 50 Ω to $V_{CC} - 2\text{ V}$.

19. V_{th} , V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously.

20. V_{th} is applied to the complementary input when operating in single-ended mode. $V_{th} = (V_{IH} - V_{IL}) / 2$.

21. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.

22. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 8. AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -3.465\text{ V}$ to -2.375 V or $V_{CC} = 2.375\text{ V}$ to 3.465 V ; $V_{EE} = 0\text{ V}$

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\max}$	Maximum Input Clock Frequency (See Figure 3. $F_{\max}/\text{JITTER}$) (Note 23)	10.5	12		10.5	12		10.5	12		GHz
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential	90	125	160	90	125	160	90	125	160	ps
t_{SKEW}	Duty Cycle Skew (Note 24) Within-Device Skew (Note 25) Device-to-Device Skew (Note 26)		3 6 25	15 15 50		3 6 25	15 15 50		3 6 25	15 15 50	ps
t_{JITTER}	RMS Random Clock Jitter $f_{in} < 10\text{ GHz}$ Peak-to-Peak Data Dependent Jitter $f_{in} < 10\text{ Gb/s}$		0.2 10.7	1		0.2 10.7	1		0.2 10.7	1	ps
V_{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 27)	75		2600	75		2600	75		2600	mV
t_r t_f	Output Rise/Fall Times (20% – 80%) @ 1 GHz	15	30	55	20	30	55	20	30	55	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

23. Measured using a 500 mV source, 50% duty cycle clock source. All loading with $50\ \Omega$ to $V_{CC} - 2.0\text{ V}$ for QFN package. For minimum $f_{\max}$ value of 10.5 GHz, output amplitude is approximately 200 mV (as shown in Figure 3, where output P-P spec is shown as a minimum/guarantee of around 150 mV). Input edge rates 40 ps (20% – 80%).

24. See Figure 9. $t_{SKEW} = |t_{PLH} - t_{PHL}|$ for a nominal 50% Differential Clock Input Waveform.

25. Within-Device skew is defined as identical transitions on similar paths through a device.

26. Device-to-device skew for identical transitions at identical V_{CC} levels.

27. V_{INPP} (MAX) cannot exceed $V_{CC} - V_{EE}$.




Figure 3. Output Amplitude (V_{OUTPP}) vs. Input Frequency (F_{IN}) at Ambient Temperature (Typical)




Figure 4. Differential Input Driven Single-Ended




Figure 5. Differential Inputs Driven Differentially




Figure 6. V_{th} Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V_{IHCMR} Diagram

NBSG11




Figure 9. AC Reference Measurement




Figure 10. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
NBSG11MNG	QFN16 (Pb-Free / Halide-Free)	123 Units / Tube
NBSG11MNR2G	QFN16 (Pb-Free / Halide-Free)	3000 / Tape & Reel
NBSG11MNHTBG	QFN16 (Pb-Free / Halide-Free)	100 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

