



# **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

**MAX5102**

## **General Description**

The MAX5102 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V supply and comes in a space-saving 16-pin TSSOP package. Internal precision buffers swing Rail-to-Rail®, and the reference input range includes both ground and the positive rail. Both DACs share a common reference input.


The MAX5102 has separate input latches for each of its DACs. Data is transferred to the input latches from a common 8-bit input port. The DACs are individually selected through address input A0 and are updated by bringing  $\overline{WR}$  low.

The MAX5102 features a shutdown mode that reduces current to 1nA, as well as a power-on reset mode that resets all registers to code 00 hex on power-up.

## **Applications**

Digital Gain and Offset Adjustment  
 Programmable Attenuators  
 Portable Instruments  
 Power-Amp Bias Control

## **Functional Diagram**




## **Features**

- ◆ **+2.7V to +5.5V Single-Supply Operation**
- ◆ **Ultra-Low Supply Current**  
     **0.2mA while Operating**  
     **1nA in Shutdown Mode**
- ◆ **Ultra-Small 16-Pin TSSOP Package**
- ◆ **Ground to  $V_{DD}$  Reference Input Range**
- ◆ **Output Buffer Amplifiers Swing Rail-to-Rail**
- ◆ **Power-On Reset Sets All Registers to Zero**

## **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5102AEUE	-40°C to +85°C	16 TSSOP	±1
MAX5102BEUE	-40°C to +85°C	16 TSSOP	±2

## **Pin Configuration**



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.



Maxim Integrated Products 1

**For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800.**  
**For small orders, phone 1-800-835-8769.**

# **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

## **ABSOLUTE MAXIMUM RATINGS**

V<sub>DD</sub> to GND .....-0.3V to +6V  
 D<sub>-</sub>, A0,  $\overline{\text{WR}}$ , SHDN to GND .....-0.3V to +6V  
 REF to GND .....-0.3V to (V<sub>DD</sub> + 0.3V)  
 OUT<sub>-</sub> to GND .....-0.3V to V<sub>DD</sub>  
 Maximum Current into Any Pin .....±50mA  
 Continuous Power Dissipation (T<sub>A</sub> = +70°C)  
 16-Pin TSSOP (derate 5.7mW/°C above +70°C) .....457mW

Operating Temperature Range  
 MAX5102\_EUE .....-40°C to +85°C  
 Maximum Junction Temperature .....+150°C  
 Storage Temperature Range .....-65°C to +150°C  
 Lead Temperature (soldering, 10sec) .....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub> = V<sub>REF</sub> = +2.7V to +5.5V, GND = 0V, R<sub>L</sub> = 10k $\Omega$ , C<sub>L</sub> = 100pF, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DD</sub> = V<sub>REF</sub> = +3V and T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC ACCURACY							
Resolution						8	Bits
Integral Nonlinearity (Note 1)	INL	MAX5102A				±1	LSB
		MAX5102B				±2	
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic				±1	LSB
Zero-Code Error	ZCE	Code = 00 hex				±20	mV
Zero-Code-Error Supply Rejection		Code = 00 hex, V <sub>DD</sub> = 2.7V to 5.5V				10	mV
Zero-Code Temperature Coefficient		Code = 00 hex				±10	μV/°C
Gain Error (Note 2)		Code = F0 hex				±1	%
Gain-Error Temperature Coefficient		Code = F0 hex				±0.001	LSB/°C
Power-Supply Rejection		Code = FF hex	V <sub>DD</sub> = 2.7V to 3.6V, V <sub>REF</sub> = 2.5V			1	LSB
			V <sub>DD</sub> = 4.5V to 5.5V, V <sub>REF</sub> = 4.096V			1	
REFERENCE INPUT							
Input Voltage Range				0		V <sub>DD</sub>	V
Input Resistance				320	460	600	kΩ
Input Capacitance						15	pF
DAC OUTPUTS							
Output Voltage Range		R <sub>L</sub> = ∞		0		V <sub>REF</sub>	V
DIGITAL INPUTS							
Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> = 2.7V to 3.6V		2			V
		V <sub>DD</sub> = 3.6V to 5.5V		3			
Input Low Voltage	V <sub>IL</sub>					0.8	V
Input Current	I <sub>IIN</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND				±1.0	μA
Input Capacitance	C <sub>IN</sub>					10	pF

# **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

## **ELECTRICAL CHARACTERISTICS (continued)**

( $V_{DD} = V_{REF} = +2.7V$  to  $+5.5V$ ,  $GND = 0V$ ,  $R_L = 10k\Omega$ ,  $C_L = 100pF$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = V_{REF} = +3V$  and  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DYNAMIC PERFORMANCE</b>						
Output Voltage Slew Rate		From code 00 to code F0 hex		0.6		V/ $\mu s$
Output Settling Time (Note 3)		To 1/2LSB, from code 00 to code F0 hex		6		$\mu s$
Channel-to-Channel Isolation (Note 4)		Code 00 to code FF hex		500		nVs
Digital Feedthrough (Note 5)		Code 00 to code FF hex		0.5		nVs
Digital-to-Analog Glitch Impulse		Code 80 hex to code 7F hex		90		nVs
Signal-to-Noise plus Distortion Ratio	SINAD	REF = 2.5Vp-p at 1kHz, $V_{REF(DC)} = 1.5V$ , $V_{DD} = 3V$ , code FF hex		70		dB
		REF = 2.5Vp-p at 10kHz, $V_{REF(DC)} = 1.5V$ , $V_{DD} = 3V$ , code FF hex		60		
Multiplying Bandwidth		REF = 0.5Vp-p, $V_{REF(DC)} = 1.5V$ , $V_{DD} = 3V$ , -3dB bandwidth		650		kHz
Wideband Amplifier Noise				60		$\mu V_{RMS}$
Shutdown Recovery Time	$t_{SDR}$	To $\pm 1/2LSB$ of final value of $V_{OUT}$		13		$\mu s$
Time to Shutdown	$t_{SDN}$	$I_{DD} < 5\mu A$		20		$\mu s$
<b>POWER SUPPLIES</b>						
Power-Supply Voltage	$V_{DD}$		2.7		5.5	V
Supply Current (Note 6)	$I_{DD}$			190	360	$\mu A$
Shutdown Current				0.001	1	$\mu A$
<b>DIGITAL TIMING</b> (Figure 1) (Note 7)						
Address to $\overline{WR}$ Setup	$t_{AS}$		5			ns
Address to $\overline{WR}$ Hold	$t_{AH}$		0			ns
Data to $\overline{WR}$ Setup	$t_{DS}$		25			ns
Data to $\overline{WR}$ Hold	$t_{DH}$		0			ns
$\overline{WR}$ Pulse Width	$t_{WR}$		20			ns

**Note 1:** Reduced digital code range (code 00 hex to code F0 hex) due to swing limitations when the output amplifier is loaded.

**Note 2:** Gain error is:  $[100 (V_{F0,meas} - ZCE - V_{F0,ideal}) / V_{REF}]$ . Where  $V_{F0,meas}$  is the DAC output voltage with input code F0 hex, and  $V_{F0,ideal}$  is the ideal DAC output voltage with input code F0 hex (i.e.,  $V_{REF} \cdot 240 / 256$ ).

**Note 3:** Output settling time is measured from the 50% point of the falling edge of  $\overline{WR}$  to  $\pm 1/2LSB$  of  $V_{OUT}$ 's final value.

**Note 4:** Channel-to-channel isolation is defined as the glitch energy at a DAC output in response to a full-scale step change on any other DAC output. The measured channel has a fixed code of 80 hex.

**Note 5:** Digital feedthrough is defined as the glitch energy at any DAC output in response to a full-scale step change on all eight data inputs with  $\overline{WR}$  at  $V_{DD}$ .

**Note 6:**  $R_L = \infty$ , digital inputs at GND or  $V_{DD}$ .

**Note 7:** Timing measurement reference level is  $(V_{IH} + V_{IL}) / 2$ .

# +2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs





Figure 1. Timing Diagram

## Typical Operating Characteristics

( $V_{DD} = V_{REF} = +3V$ ,  $R_L = 10k\Omega$ ,  $C_L = 100pF$ , code = FF hex,  $T_A = +25^\circ C$ , unless otherwise noted.)




# **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

**MAX5102**


## **Typical Operating Characteristics (continued)**

( $V_{DD} = V_{REF} = +3V$ ,  $R_L = 10k\Omega$ ,  $C_L = 100pF$ , code = FF hex,  $T_A = +25^\circ C$ , unless otherwise noted.)


**TOTAL HARMONIC DISTORTION PLUS NOISE AT DAC OUTPUT vs. REFERENCE FREQUENCY**




**REFERENCE INPUT FREQUENCY RESPONSE**




**WORST-CASE 1LSB DIGITAL STEP CHANGE (NEGATIVE)**




**WORST-CASE 1LSB DIGITAL STEP CHANGE (POSITIVE)**




**DIGITAL FEEDTHROUGH GLITCH IMPULSE (0 TO 1 DIGITAL TRANSITION)**




**DIGITAL FEEDTHROUGH GLITCH IMPULSE (1 TO 0 DIGITAL TRANSITION)**




**POSITIVE SETTLING TIME**



**NEGATIVE SETTLING TIME**



**INTEGRAL AND DIFFERENTIAL NONLINEARITY vs. DIGITAL CODE**



# **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

## **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Positive Supply Voltage. Bypass V <sub>DD</sub> to GND using a 0.1μF capacitor.
2	REF	Reference Voltage Input
3	SHDN	Shutdown. Connect SHDN to GND for normal operation.
4	$\overline{\text{WR}}$	Write Input (active low). Use $\overline{\text{WR}}$ to load data into the DAC input latch selected by A0.
5–12	D7–D0	Data Inputs
13	A0	DAC Address Select Bit
14	GND	Ground
15	OUTB	DAC B Voltage Output
16	OUTA	DAC A Voltage Output

## **Detailed Description**

### **Digital-to-Analog Section**

The MAX5102 uses a matrix decoding architecture for the DACs. The external reference voltage is divided down by a resistor string placed in a matrix fashion. Row and column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor network converts the 8-bit digital input into an equivalent analog output voltage in proportion to the applied reference voltage input. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output.

These devices can be used in multiplying applications. Their voltages are buffered by rail-to-rail op amps connected in a follower configuration to provide a rail-to-rail output (see *Functional Diagram*).

### **Low-Power Shutdown Mode**

The MAX5102 features a shutdown mode that reduces current consumption to 1nA. A high voltage on the SHDN pin shuts down the DACs and the output amplifiers. In shutdown mode, the output amplifiers enter a high-impedance state. When bringing the device out of shutdown, allow 13μs for the output to stabilize.

### **Output Buffer Amplifiers**

The DAC outputs are internally buffered by precision amplifiers with a typical slew rate of 0.6V/μs. The typical settling time to  $\pm 1/2\text{LSB}$  at the output is 6μs when loaded with 10kΩ in parallel with 100pF.

### **Reference Input**

The MAX5102 provides a code-independent input impedance on the REF input. Input impedance is typically 460kΩ in parallel with 15pF, and the reference input voltage range is 0 to V<sub>DD</sub>. The reference input accepts positive DC signals, as well as AC signals with peak values between 0 and V<sub>DD</sub>. The voltage at REF sets the full-scale output voltage for the DAC. The output voltage (V<sub>OUT</sub>) for any DAC is represented by a digitally programmable voltage source as follows:

$$V_{\text{OUT}} = (N_{\text{B}} \cdot V_{\text{REF}}) / 256$$

where N<sub>B</sub> is the numeric value of the DAC binary input code.

### **Digital Inputs and Interface Logic**

In the MAX5102, address line A0 selects the DAC that receives data from D0–D7, as shown in Table 1. When  $\overline{\text{WR}}$  is low, the addressed DAC's input latch is transparent. Data is latched when  $\overline{\text{WR}}$  is high. The DAC outputs (OUTA, OUTB) represent the data held in the two 8-bit

**Table 1. MAX5102 Addressing Table (partial list)**

$\overline{\text{WR}}$	A0	LATCH STATE
H	X	Input data latched
L	L	DAC A input latch transparent
L	H	DAC B input latch transparent

H = High state, L = Low state, X = Don't care

## **+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs**

input latches. To avoid output glitches in the MAX5102, ensure that data is valid before  $\overline{WR}$  goes low. When the device powers up (i.e.,  $V_{DD}$  ramps up), all latches are internally preset with code 00 hex.

### **Applications Information**

#### **External Reference**

The reference source resistance must be considerably less than the reference input resistance. To keep within 1LSB error in an 8-bit system,  $R_S$  must be less than  $R_{REF}/256$ . Hence, maintain a value of  $R_S < 1k\Omega$  to ensure 8-bit accuracy. If  $V_{REF}$  is DC only, bypass REF to GND with a  $0.1\mu F$  capacitor. Values greater than this improve noise rejection.

#### **Power Sequencing**

The voltage applied to REF should not exceed  $V_{DD}$  at any time. If proper power sequencing is not possible,

connect an external Schottky diode between REF and  $V_{DD}$  to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered up.

#### **Power-Supply Bypassing and Ground Management**

Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass  $V_{DD}$  with a  $0.1\mu F$  capacitor, located as close to  $V_{DD}$  and GND as possible.


Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

### **Chip Information**

TRANSISTOR COUNT: 6848

**+2.7V to +5.5V, Low-Power, Dual, Parallel  
8-Bit DAC with Rail-to-Rail Voltage Outputs**

**Package Information**



TSSOP EP

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 1999 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.