


## J-K FLIP-FLOPS

## PLASTIC MRTL MC700P/800P series

## MC726P • MC826P

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$f_{\text{req}} = 4 \text{ MHz}$

$P_D = 100 \text{ mW}$  (Only Clock Input High)  
 86 mW (Inputs Low)

## CLOCKED INPUT OPERATION (1)


| $t_0$ (3) | $t_1$ (4) | $t_2$ (5)   | $t_3$ (6)   |
|-----------|-----------|-------------|-------------|
| S         | C         | Q           | $\bar{Q}$   |
| 1         | 1         | $Q_0$ (3)   | $\bar{Q}_0$ |
| 1         | 0         | 1           | 0           |
| 0         | 1         | 0           | 1           |
| 0         | 0         | $\bar{Q}_0$ | $Q_0$ (3)   |

## DIRECT INPUT OPERATION (1)

| $S_0$ | $C_0$ | $Q$ | $\bar{Q}$ |
|-------|-------|-----|-----------|
| 0     | 0     | (3) | (3)       |
| 1     | 0     | 1   | 0         |
| 0     | 1     | 0   | 1         |
| 1     | 1     | 0   | 0         |

1. Direct inputs ( $C_0$  and  $S_0$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_0$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock (T) to remain unchanged.
5. The output state will not change when the input state goes from  $S_0 = C_0$  to  $S_0 = C_0 = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_0 = C_0 = 1$  to  $S_0 = C_0 = 0$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL



TYPICAL RESISTANCE VALUES  
 $R_1 = 600 \Omega$   $R_5 = 550 \Omega$   
 $R_2 = 2 \text{ k}$   $R_6 = 900 \Omega$   
 $R_3 = 640 \Omega$   $R_7 = 700 \Omega$   
 $R_4 = 300 \Omega$   $R_8 = 3 \text{ k}$

[illegible]


|               |                                                                                                                |
|---------------|----------------------------------------------------------------------------------------------------------------|
| # Pin 9 HIGH  | } Set by momentary application of V <sub>BOT</sub> prior to the application of the negative-going clock pulse. |
| # Pin 12 HIGH |                                                                                                                |

|               |                                                                                                            |
|---------------|------------------------------------------------------------------------------------------------------------|
| # Pin 9 HIGH  | } Set by momentary application of V <sub>BOT</sub> prior to application of the negative-going clock pulse. |
| # Pin 12 HIGH |                                                                                                            |

\* Clock Pulse to pin 2, see Figure 1.

## MC726P, MC826P (continued)

FIGURE 1 — CLOCK PULSE DEFINITION



## SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC826P

| $T_A$  | $V_L$                  | $V_H$                  |
|--------|------------------------|------------------------|
| + 25°C | + 0.500 V $\pm$ 2.0 mV | + 0.930 V $\pm$ 2.0 mV |
| 0°C    | + 0.570 V $\pm$ 2.0 mV | + 0.980 V $\pm$ 2.0 mV |
| + 75°C | + 0.450 V $\pm$ 2.0 mV | + 0.840 V $\pm$ 2.0 mV |

MC726P

| $T_A$  | $V_L$                  | $V_H$                  |
|--------|------------------------|------------------------|
| + 25°C | + 0.460 V $\pm$ 2.0 mV | + 0.900 V $\pm$ 2.0 mV |
| + 15°C | + 0.475 V $\pm$ 2.0 mV | + 0.915 V $\pm$ 2.0 mV |
| + 55°C | + 0.430 V $\pm$ 2.0 mV | + 0.850 V $\pm$ 2.0 mV |

FIGURE 2 — TOGGLE MODE TEST CIRCUIT

