
Directly Compatible for Use With: SN54LS181/SN74LS181, SN54S281/SN74S281, SN54S381, SN74S381, SN54S481/SN74S481

#### PIN DESIGNATIONS

ALTERNATIVE	DESIGNATIONS†	PIN NOS.	FUNCTION
G0, G1, G2, G3	G0, G1, G2, G3	3, 1, 14, 5	CARRY GENERATE INPUTS
P0, P1, P2, P3	P0, P1, P2, P3	4, 2, 15, 6	CARRY PROPAGATE INPUTS
Cn	¯C <sub>n</sub>	13	CARRY INPUT
C <sub>n+x</sub> , C <sub>n+y</sub> , C <sub>n+z</sub>	$\overline{C}_{n+x}, \overline{C}_{n+y}, \overline{C}_{n+z}$	12, 11, 9	CARRY OUTPUTS
Ĝ	Y	10	CARRY GENERATE OUTPUT
P	×	7	CARRY PROPAGATE OUTPUT
V	cc	16	SUPPLY VOLTAGE
G	ND	8	GROUND

 $<sup>^{\</sup>dagger} \text{Interpretations}$  are illustrated in the 'LS181, 'S181 data sheet.


# logic symbol‡




<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

### SN54S182 . . . J OR W PACKAGE SN74S182 . . . D OR N PACKAGE (TOP VIEW)



SN54S182 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### description

The SN54S182 and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with the 'LS181 or 'S181 arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each 'S182 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading 'S182 circuits to perform multilevel look-ahead is illustrated under typical application data.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the 'LS181 and 'S181 data sheet are also applicable to and compatible with the look-ahead generator. Logic equations for the 'S182 are:

$$\begin{array}{lll} C_{n+x} = G0 + P0 \ C_{n} & \overline{C}_{n+x} = \overline{Y0 \ (X0 + C_{n})} \\ C_{n+y} = G1 + P1 \ G0 + P1 \ P0 \ C_{n} & \overline{C}_{n+y} = \overline{Y1 \ [X1 + Y0 \ (X0 + C_{n})]} \\ C_{n+z} = G2 + P2 \ G1 + P2 \ P1 \ G0 + P2 \ P1 \ P0 \ C_{n} & \overline{C}_{n+z} = \overline{Y2 \ (X2 + Y1 \ [X1 + Y0 \ (X0 + C_{n})])} \\ \overline{C}_{n+z} = \overline{Y2 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y2 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n}$$



#### **FUNCTION TABLE FOR G OUTPUT**

	INPUTS										
G3	G2	Ğ									
L	Х	Х	Х	X	X	X	L				
x	L	X	X	L	X	X	L				
х	X	L	X	L	L	X	L				
×	X	X	L	L	L	L	L				
	All	othe	r comi	binati	ions		н				

## FUNCTION TABLE FOR P OUTPUT

INPU	OUTPUT		
P3 P2 i	P1	P <sub>0</sub>	P
L L	L	L	L .
All ot			н

# FUNCTION TABLE FOR $c_{n+x}$ OUTPUT

H	NPUT	OUTPUT	
Ğ0	ΡO	C <sub>n+x</sub>	
L	Х	Х	Н
X	L	Н	н
A	ll oth	[	
com	binati		

# FUNCTION TABLE FOR $C_{n+y}$ OUTPUT

	iN	OUTPUT			
G1	G0	C <sub>n+y</sub>			
L.	Х	Х	X	Х	Н
X	L	L	X	X	н
x	Х	L	L	Н	н
	ΑI				
l	comi	oinat	tions		


## FUNCTION TABLE FOR Cn+z OUTPUT

	INPUTS										
Ğ2	Ğ1	Ğ0	P2	P1	P0	Cn	C <sub>n+z</sub>				
L	X	Х	Х	Х	Х	Х	Н				
Х	L	X	L	X	X	Х	н				
Х	X	L	L	L	X	X	H				
X	X	X	L	L	L	Н	н				
	ΑII	other	comi	oinati	ons		L				

H = high level, L = low level, X = irrelevant


Any inputs not shown in a given table are irrelevant with respect to that output.

# logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	
Interemitter voltage (see Note 2)	. 5.5 V
Operating free-air temperature range: SN54S18255°C to	125°C
SN74S182 0 °C 1	to 70°C
Storage temperature range65°C to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. For these circuits, this rating applies to each  $\overline{G}$  input in conjunction with any other  $\overline{G}$  input or in conjunction with any  $\overline{P}$  input.



# recommended operating conditions

	S	SN54S182			SN74S182			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-1			-1	mA	
Low-level output current, IOL			20			20	mA	
Operating free-air temperature, TA	-55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			NDITIONET	S	N54S18	32	S	N74S18	32	UNIT
			IEST CO	TEST CONDITIONS <sup>†</sup>		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	ge			2			2			V
ViL	Low-level input voltage	је					0.8			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Voн	High-level output volt	age	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		٧
VOL	Low-level output volt	age	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5			0.5	٧
11	Input current at maxi	mum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
		C <sub>n</sub> input					50			50	
	High-level	P3 input	V <sub>CC</sub> = MAX,	MAY V 27 V			100			100	
		P2 input					150			150	
ΉН	input current	PO, P1, or G3 input		V  - 2.7 V			200			200	μΑ
		GO or G2 input					350			350	1
		G1 input	1				400			400	1
		C <sub>n</sub> input					-2			-2	
		P3 input	1				-4			-4	
1	Low-level	P2 input	1,,,,,,	V - 0 T V			-6			-6	1
IJΣ	input current	PO, P1, or G3 input	V <sub>CC</sub> = MAX,	V   = 0.5 V			-8			-8	mA
		GO or G2 input	1				-14			-14	1
		G1 input	1				-16			-16	
los	Short-circuit output of	urrent§	V <sub>CC</sub> = MAX		-40		-100	-40		-100	mA
Іссн	Supply current, all ou	tputs high	V <sub>CC</sub> = 5 V,	See Note 3		35	65		35	70	mA
ICCL	Supply current, all ou	tputs low	V <sub>CC</sub> = MAX,	See Note 4		69	99		69	109	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Go, G1, G2, G3,	C <sub>n+x</sub> , C <sub>n+y</sub> ,			4.5	7	ns
tPHL	P0, P1, P2, or P3	or C <sub>n+z</sub>			4.5	7	] ""
tPLH	G0, G1, G2, G3,	G	7		5	7.5	ns
tPH L	P1, P2, or P3	<b>.</b> .	$R_L = 280 \Omega$ , $C_L = 15 pF$ ,		7	10.5	113
t₽LH	P0, P1, P2, or P3	Ā	See Note 5		4.5	6.5	ns
tPHL	10,11,12,0113				6.5	10	] ""
<sup>t</sup> PLH	- C <sub>n</sub>	C <sub>n+x</sub> , C <sub>n+y</sub> , or C <sub>n+z</sub>	7		6.5	10	ns
tPHL.	→n	or C <sub>n+z</sub>			7	10.5	3

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.




 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTES: 3. ICCH is measured with all outputs open, inputs \$\overline{P}\$3 and \$\overline{G}\$3 at 4.5 V, and all other inputs grounded. MAX is determined at 5.5 V.

<sup>4.</sup> ICCL is measured with all outputs open; inputs \$\overline{G0}\$, \$\overline{G1}\$, and \$\overline{G2}\$ at 4.5 V; and all other inputs grounded.

# TYPICAL APPLICATION DATA



64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS

Remaining inputs and outputs of 'LS181, 'S181, 'S281, 'S381, and 'S481 are not shown.

#### PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
JM38510/07802BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54S182J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN74S182N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S182N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SNJ54S182FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S182J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54S182W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

## **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated