

74LS112, S112
Flip-Flops

Dual J-K Edge-Triggered Flip-Flop
Product Specification

Logic Products

DESCRIPTION

The '112 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set (\bar{S}_D) and Reset (\bar{R}_D) inputs, when LOW, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A HIGH level on the Clock (\bar{CP}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \bar{CP} is HIGH and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of \bar{CP} .

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS112	45MHz	4mA
74S112	125MHz	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74S112N, N74LS112N
Plastic SO	N74LS112D, N74S112D


NOTE:
For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74S	74LS
\bar{CP}	Clock input	2Sul	4LSul
\bar{R}_D, \bar{S}_D	Reset and set inputs	3.5Sul	3LSul
J, K	Data inputs	1Sul	1LSul
Q, \bar{Q}	Outputs	10Sul	10LSul

NOTE:
A 74 unit load (ul) is $50\mu A$ I_{IH} and $-2.0mA$ I_{IL} , and a 74LS unit load (LSul) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flops

74LS112, S112

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	\overline{S}_D	\overline{R}_D	CP	J	K	Q	\overline{Q}
Asynchronous set	L	H	X	X	X	H	L
Asynchronous reset (clear)	H	L	X	X	X	L	H
Undetermined	L	L	X	X	X	H	H
Toggle	H	H	\downarrow	h	h	\overline{q}	q
Load "0" (reset)	H	H	\downarrow	l	h	L	H
Load "1" (set)	H	H	\downarrow	h	l	H	L
Hold "no change"	H	H	\downarrow	l	l	q	\overline{q}

- H = HIGH voltage level steady state.
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
L = LOW voltage level steady state.
l = LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
q = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW Clock transition.
X = Don't care.
 \downarrow = HIGH-to-LOW Clock transition.

NOTE:
Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	74S	UNIT
V_{CC}	Supply voltage	7.0	7.0	V
V_{IN}	Input voltage	-0.5 to -7.0	-0.5 to +5.5	V
I_{IN}	Input current	-30 to +1	-30 to +5	mA
V_{OUT}	Voltage applied to output in HIGH output state	-0.5 to + V_{CC}	-0.5 to + V_{CC}	V
T_A	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	74LS			74S			UNIT
	Min	Nom	Max	Min	Nom	Max	
V_{CC}	4.75	5.0	5.25	4.75	5.0	5.25	V
V_{IH}	2.0			2.0			V
V_{IL}			+0.8			+0.8	V
I_{IK}			-18			-18	mA
I_{OH}			-400			-1000	μ A
I_{OL}			8			20	mA
T_A	0		70	0		70	°C

Flip-Flops

74LS112, S112

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		74LS112			74S112			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.7	3.4		2.7	3.4		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.35	0.5			0.5	V
		I _{OL} = 4mA (74LS)		0.25	0.4				V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.2	V
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V						1.0	mA
		J, K Inputs			0.1				mA
		\bar{R}_D , \bar{S}_D Inputs			0.3				mA
		$\bar{C}\bar{P}$ Inputs			0.4				mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.7V			20			50	μ A
		\bar{R}_D , \bar{S}_D Inputs			60			100	μ A
		$\bar{C}\bar{P}$ Inputs			80			100	μ A
		J, K Inputs			-0.4				mA
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V			-0.8				mA
		\bar{R}_D , \bar{S}_D Inputs			-0.8				mA
		$\bar{C}\bar{P}$ Inputs			-0.8				mA
		J, K Inputs						-1.6	mA
		\bar{R}_D , \bar{S}_D Inputs						-7	mA
		$\bar{C}\bar{P}$ Inputs						-4	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX		-20		-100	-40		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX			4	8		15	50	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs HIGH in turn.

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER		TEST CONDITIONS	74LS		74S		UNIT
			C _L = 15pF, R _L = 2kΩ		C _L = 15pF, R _L = 280Ω		
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		80		MHz
t _{PLH}	Propagation delay	Waveform 1		20		7.0	ns
t _{PHL}	Clock to output			30		7.0	
t _{PLH}	Propagation delay	Waveform 2		20		7.0	ns
t _{PHL}	S _D or R _D to output			30		7.0	

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


Flip-Flops

74LS112, S112

AC SET-UP REQUIREMENTS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74LS		74S		UNIT
		Min	Max	Min	Max	
$t_{W(H)}$ Clock pulse width (HIGH)	Waveform 1	20		6.0		ns
$t_{W(L)}$ Clock pulse width (LOW)	Waveform 1	13		6.5		ns
$t_{W(L)}$ Set or reset pulse width (LOW)	Waveform 2	25		8.0		ns
t_s Set-up time J or K to clock	Waveform 1	20		3.0		ns
t_h Hold time J or K to clock	Waveform 1	0		0		ns



AC WAVEFORMS



Flip-Flops

74LS112, S112

TEST CIRCUITS AND WAVEFORMS



VM = 1.3V for 74LS; VM = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS
RL = Load resistor to VCC; see AC CHARACTERISTICS for value.
CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
RT = Termination resistance should be equal to ZOUT of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.
tTLH, tTHL Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns