


## Kinetis K80 Sub-Family

**High performance ARM® Cortex®-M4F MCU with up to 256KB of Flash, 256KB of SRAM, Full Speed USB connectivity, and QuadSPI for interfacing to Serial NOR flash**

The K80 sub-family extends Kinetis products with new features including QuadSPI serial flash interface and separate voltage domain for a sub-set of IO pins. The QuadSPI interface supports connections to Non-Volatile Memory for data or code. The extended memory resources allow developers to enhance their embedded applications with greater capability and features. Software compatibility with previous Kinetis devices ensures quick transitions from other Kinetis subfamilies. Enhancements include High Speed RUN for greater performance, and smart Peripherals like LPUART which can operate in STOP modes.

**MK80FN256VLL15**  
**MK80FN256VDC15**  
**MK80FN256VLQ15**  
**MK80FN256CAx15**



### Performance

- Up to 150 MHz ARM Cortex-M4 based core with DSP instructions and Single Precision Floating Point unit

### Memories and memory expansion

- Up to 256 KB program flash with 256 KB RAM
- FlexBus external bus interface and SDRAM controller
- Dual QuadSPI with XIP
- 32 KB Boot ROM with built in bootloader
- Supports SDR and DDR serial flash and octal configurations

### System and Clocks

- Multiple low-power modes
- Memory protection unit with multi-master protection
- 3 to 32 MHz main crystal oscillator
- 32 kHz low power crystal oscillator
- 48 MHz internal reference

### Timers

- One 4 ch-Periodic interrupt timer
- Two 16-bit low-power timer PWM modules
- Two 8-ch motor control/general purpose/PWM timers
- Two 2-ch quadrature decoder/general purpose timers
- Real-time clock with independent 3.3V power domain
- Programmable delay block

### Human-machine interface

- Low-power hardware touch sensor interface (TSI)
- General-purpose input/output

### Analog modules

- One 16-bit SAR ADCs, two 6-bit DAC and one 12-bit DAC
- Two analog comparators (CMP) containing a 6-bit DAC and programmable reference input
- Voltage reference 1.2V

### Operating Characteristics

- Main VDD Voltage and Flash write voltage range: 1.71V–3.6 V
- Temperature range (ambient): -40 to 105°C
- Independent V<sub>DDIO</sub> for PORTE (QuadSPI): 1.71V–3.6 V

### Communication interfaces

- USB full-/low-speed On-the-Go controller
- Secure Digital Host Controller (SDHC) and FlexIO
- One I2S module, three SPI, four I2C modules and five LPUART modules

### Security

- Hardware random-number generator
- Supports DES, AES, SHA accelerator (CAU)
- Multiple levels of embedded flash security

## Ordering Information


| Part Number                  | Memory |        | Maximum number of I/O's |
|------------------------------|--------|--------|-------------------------|
|                              | Flash  | SRAM   |                         |
| MK80FN256VLL15               | 256 KB | 256 KB | 66                      |
| MK80FN256VDC15               | 256 KB | 256 KB | 87                      |
| MK80FN256CAx15R <sup>1</sup> | 256 KB | 256 KB | 87                      |
| MK80FN256VLQ15 <sup>2</sup>  | 256 KB | 256 KB | 102                     |

1. The 121-pin WLCSP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.
2. The 144-pin LQFP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.

## Related Resources

| Type             | Description                                                                                                      | Resource                                                                                                                                                                                                                                                                                             |
|------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Selector | The Product Selector lets you find the right Kinetis part for your design.                                       | <a href="#">K-Series Product Selector</a>                                                                                                                                                                                                                                                            |
| Fact Sheet       | The Fact Sheet gives overview of the product key features and its uses.                                          | <a href="#">K8x Fact Sheet</a>                                                                                                                                                                                                                                                                       |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. | <a href="#">K80P121M150SF5RM<sup>1</sup></a>                                                                                                                                                                                                                                                         |
| Data Sheet       | The Data Sheet includes electrical characteristics and signal connections.                                       | This document.                                                                                                                                                                                                                                                                                       |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.         | <a href="#">Kinetis_K_1N03P<sup>1</sup></a>                                                                                                                                                                                                                                                          |
| Package drawing  | Package dimensions are provided in package drawings.                                                             | <ul style="list-style-type: none"> <li>• LQFP 100-pin: <a href="#">98ASS23308W<sup>1</sup></a></li> <li>• XFBGA 121-pin: <a href="#">98ASA00595D<sup>1</sup></a></li> <li>• LQFP 144-pin: <a href="#">98ASS23177W<sup>2</sup></a></li> <li>• WLCSP 121-pin: Under development<sup>2</sup></li> </ul> |

1. To find the associated resource, go to <http://www.freescale.com> and perform a search using this term.
2. This package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.



**Figure 1. K80 Block Diagram**

# Table of Contents

|       |                                                         |    |        |                                                                |    |
|-------|---------------------------------------------------------|----|--------|----------------------------------------------------------------|----|
| 1     | Ratings.....                                            | 5  | 3.5.2  | CMP and 6-bit DAC electrical specifications.....               | 50 |
| 1.1   | Thermal handling ratings.....                           | 5  | 3.5.3  | 12-bit DAC electrical characteristics.....                     | 52 |
| 1.2   | Moisture handling ratings.....                          | 5  | 3.5.4  | Voltage reference electrical specifications.....               | 55 |
| 1.3   | ESD handling ratings.....                               | 5  | 3.6    | Timers.....                                                    | 56 |
| 1.4   | Voltage and current operating ratings.....              | 5  | 3.7    | Communication interfaces.....                                  | 56 |
| 1.4.1 | Recommended POR Sequencing .....                        | 6  | 3.7.1  | EMV SIM specifications.....                                    | 57 |
| 2     | General.....                                            | 8  | 3.7.2  | USB VREG electrical specifications.....                        | 61 |
| 2.1   | AC electrical characteristics.....                      | 8  | 3.7.3  | USB DCD electrical specifications.....                         | 62 |
| 2.2   | Nonswitching electrical specifications.....             | 9  | 3.7.4  | DSPI switching specifications (limited voltage range).....     | 63 |
| 2.2.1 | Voltage and current operating requirements.....         | 9  | 3.7.5  | DSPI switching specifications (full voltage range).....        | 64 |
| 2.2.2 | HVD, LVD and POR operating requirements.....            | 10 | 3.7.6  | I2C switching specifications.....                              | 66 |
| 2.2.3 | Voltage and current operating behaviors.....            | 11 | 3.7.7  | UART switching specifications.....                             | 66 |
| 2.2.4 | Power mode transition operating behaviors.....          | 13 | 3.7.8  | LPUART switching specifications.....                           | 66 |
| 2.2.5 | Power consumption operating behaviors.....              | 14 | 3.7.9  | SDHC specifications.....                                       | 67 |
| 2.2.6 | Electromagnetic Compatibility (EMC) specifications..... | 20 | 3.7.10 | I2S switching specifications.....                              | 68 |
| 2.2.7 | Designing with radiated emissions in mind.....          | 20 | 3.8    | Human-machine interfaces (HMI).....                            | 74 |
| 2.2.8 | Capacitance attributes.....                             | 20 | 3.8.1  | TSI electrical specifications.....                             | 74 |
| 2.3   | Switching specifications.....                           | 21 | 4      | Dimensions.....                                                | 74 |
| 2.3.1 | Device clock specifications.....                        | 21 | 4.1    | Obtaining package dimensions.....                              | 74 |
| 2.3.2 | General switching specifications.....                   | 21 | 5      | Pinout.....                                                    | 75 |
| 2.4   | Thermal specifications.....                             | 23 | 5.1    | K80 Signal Multiplexing and Pin Assignments.....               | 75 |
| 2.4.1 | Thermal operating requirements.....                     | 23 | 5.2    | Recommended connection for unused analog and digital pins..... | 82 |
| 2.4.2 | Thermal attributes.....                                 | 23 | 5.3    | K80 Pinouts.....                                               | 84 |
| 3     | Peripheral operating requirements and behaviors.....    | 24 | 6      | Ordering parts.....                                            | 88 |
| 3.1   | Core modules.....                                       | 24 | 6.1    | Determining valid orderable parts.....                         | 88 |
| 3.1.1 | Debug trace timing specifications.....                  | 24 | 7      | Part identification.....                                       | 89 |
| 3.1.2 | JTAG electricals.....                                   | 25 | 7.1    | Description.....                                               | 89 |
| 3.2   | Clock modules.....                                      | 28 | 7.2    | Format.....                                                    | 89 |
| 3.2.1 | MCG specifications.....                                 | 28 | 7.3    | Fields.....                                                    | 89 |
| 3.2.2 | IRC48M specifications.....                              | 31 | 7.4    | Example.....                                                   | 90 |
| 3.2.3 | Oscillator electrical specifications.....               | 32 | 8      | Terminology and guidelines.....                                | 90 |
| 3.2.4 | 32 kHz oscillator electrical characteristics.....       | 34 | 8.1    | Definitions.....                                               | 90 |
| 3.3   | Memories and memory interfaces.....                     | 34 | 8.2    | Examples.....                                                  | 91 |
| 3.3.1 | QuadSPI AC specifications.....                          | 34 | 8.3    | Typical-value conditions.....                                  | 91 |
| 3.3.2 | Flash electrical specifications.....                    | 39 | 8.4    | Relationship between ratings and operating requirements.....   | 92 |
| 3.3.3 | Flexbus switching specifications.....                   | 41 | 8.5    | Guidelines for ratings and operating requirements.....         | 92 |
| 3.3.4 | SDRAM controller specifications.....                    | 43 | 9      | Revision History.....                                          | 92 |
| 3.4   | Security and integrity modules.....                     | 46 |        |                                                                |    |
| 3.5   | Analog.....                                             | 46 |        |                                                                |    |
| 3.5.1 | ADC electrical specifications.....                      | 46 |        |                                                                |    |

# 1 Ratings

## 1.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | −55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | −2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | −500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | −100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings

## Ratings


| Symbol         | Description                                                           | Min.           | Max.                | Unit |
|----------------|-----------------------------------------------------------------------|----------------|---------------------|------|
| $V_{DD}$       | Digital supply voltage                                                | -0.3           | 3.8                 | V    |
| $V_{DDA}$      | Analog supply voltage                                                 | $V_{DD} - 0.3$ | $V_{DD} + 0.3$      | V    |
| $V_{DDIO\_E}$  | $V_{DDIO\_E}$ is an independent voltage supply for PORTE <sup>1</sup> | -0.3           | 3.8                 | V    |
| $V_{BAT}$      | RTC supply voltage                                                    | -0.3           | 3.8                 | V    |
| $I_{DD}$       | Digital supply current                                                | —              | 300                 | mA   |
| $V_{IO}$       | Input voltage (except PORTE, VBAT domain pins, and USB0) <sup>2</sup> | -0.3           | $V_{DD} + 0.3$      | V    |
| $V_{IO\_E}$    | PORTE input voltage <sup>3</sup>                                      | -0.3           | $V_{DDIO\_E} + 0.3$ | V    |
| $I_D$          | Maximum current single pin limit (digital output pins)                | -25            | 25                  | mA   |
| VREGIN         | USB regulator input                                                   | -0.3           | 6.0                 | V    |
| $V_{USB0\_Dx}$ | USB0_DP and USB_DM input voltage                                      | -0.3           | 3.63                | V    |

- $V_{DDIO\_E}$  is independent of the  $V_{DD}$  domain and can operate at a voltage independent of  $V_{DD}$ . However, it is required that the  $V_{DD}$  domain be powered up before  $V_{DDIO\_E}$ .  $V_{DDIO\_E}$  must never be higher than  $V_{DD}$  during power ramp up, or power down.  $V_{DD}$  and  $V_{DDIO\_E}$  may ramp together if tied to the same power supply.
- Includes ADC, CMP, and RESET\_b inputs.
- PORTE analog input voltages cannot exceed  $V_{DDIO\_E}$  supply when  $V_{DD} \geq V_{DDIO\_E}$ . PORTE analog input voltages cannot exceed  $V_{DD}$  supply when  $V_{DD} < V_{DDIO\_E}$ .


## 1.4.1 Recommended POR Sequencing

### Cases

- $V_{DD} = V_{DDIO\_E}$
- $V_{DD} > V_{DDIO\_E}$
- $V_{DD} < V_{DDIO\_E}$



**Figure 2. VDD = VDDIO\_E**



**Figure 3. VDD > VDDIO\_E**




Figure 4. VDD < VDDIO\_E

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 5. Input signal measurement reference

All digital I/O switching characteristics assume:

1. output pins



- have  $C_L=15\text{pF}$  loads,
  - are slew rate disabled, and
  - are normal drive strength
2. input pins
- have their passive filter disabled ( $\text{PORTx\_PCRn[PFE]}=0$ )

## 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol             | Description                                                                                                                                                                                                 | Min.                                                  | Max.                                                  | Unit   | Notes |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|--------|-------|
| $V_{DD}$           | Supply voltage                                                                                                                                                                                              | 1.71                                                  | 3.6                                                   | V      |       |
| $V_{DDIO\_E}$      | Supply voltage                                                                                                                                                                                              | 1.71                                                  | 3.6                                                   | V      |       |
| $V_{DDA}$          | Analog supply voltage                                                                                                                                                                                       | 1.71                                                  | 3.6                                                   | V      |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage                                                                                                                                                                | -0.1                                                  | 0.1                                                   | V      |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage                                                                                                                                                                | -0.1                                                  | 0.1                                                   | V      |       |
| $V_{BAT}$          | RTC battery supply voltage                                                                                                                                                                                  | 1.71                                                  | 3.6                                                   | V      |       |
| $V_{IH}$           | Input high voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>           | $0.7 \times V_{DD}$<br>$0.75 \times V_{DD}$           | —<br>—                                                | V<br>V |       |
| $V_{IL}$           | Input low voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>            | —<br>—                                                | $0.35 \times V_{DD}$<br>$0.3 \times V_{DD}$           | V<br>V |       |
| $V_{IH\_E}$        | Input high voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DDIO\_E} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DDIO\_E} \leq 2.7\text{ V}</math></li> </ul> | $0.7 \times V_{DDIO\_E}$<br>$0.75 \times V_{DDIO\_E}$ | —<br>—                                                | V<br>V |       |
| $V_{IL\_E}$        | Input low voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DDIO\_E} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DDIO\_E} \leq 2.7\text{ V}</math></li> </ul>  | —<br>—                                                | $0.35 \times V_{DDIO\_E}$<br>$0.3 \times V_{DDIO\_E}$ | V<br>V |       |
| $V_{HYS}$          | Input hysteresis                                                                                                                                                                                            | $0.06 \times V_{DD}$                                  | —                                                     | V      |       |
| $V_{HYS\_E}$       | Input hysteresis                                                                                                                                                                                            | $0.06 \times V_{DDIO\_E}$                             | —                                                     | V      |       |
| $I_{ICIO}$         | I/O pin negative DC injection current — single pin <ul style="list-style-type: none"> <li>• <math>V_{IN} &lt; V_{SS}-0.3\text{V}</math></li> </ul>                                                          | -5                                                    | —                                                     | mA     | 1     |

Table continues on the next page...

**Table 1. Voltage and current operating requirements (continued)**

| Symbol       | Description                                                                                                                                                                                                                               | Min.            | Max.     | Unit | Notes |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|----------|------|-------|
| $I_{ICont}$  | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> </ul> | -25             | —        | mA   |       |
| $V_{ODPU}$   | Pseudo Open drain pullup voltage level                                                                                                                                                                                                    | $V_{DD}$        | $V_{DD}$ | V    | 2     |
| $V_{RAM}$    | $V_{DD}$ voltage required to retain RAM                                                                                                                                                                                                   | 1.2             | —        | V    |       |
| $V_{RFVBAT}$ | $V_{BAT}$ voltage required to retain the VBAT register file                                                                                                                                                                               | $V_{POR\_VBAT}$ | —        | V    |       |

- All I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$  or  $V_{DDIO\_E}$ . If  $V_{IN}$  is less than -0.3V, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(-0.3-V_{IN})/|I_{ICIO}|$ . The actual resistor value should be an order of magnitude higher to tolerate transient voltages.
- Open drain outputs must be pulled to VDD.

## 2.2.2 HVD, LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply HVD, LVD and POR operating requirements**

| Symbol      | Description                                                                                                             | Min. | Typ. | Max. | Unit | Notes |
|-------------|-------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| $V_{HVDH}$  | High Voltage Detect (High Trip Point)                                                                                   | —    | 3.72 | —    | V    |       |
| $V_{HVDL}$  | High Voltage Detect (Low Trip Point)                                                                                    | —    | 3.46 | —    | V    |       |
| $V_{POR}$   | Falling VDD POR detect voltage                                                                                          | 0.8  | 1.1  | 1.5  | V    |       |
| $V_{LVDH}$  | Falling low-voltage detect threshold — high range (LVDV=01)                                                             | 2.48 | 2.56 | 2.64 | V    |       |
| $V_{LVW1H}$ | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul> | 2.62 | 2.70 | 2.78 | V    | 1     |
| $V_{LVW2H}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>                                             | 2.72 | 2.80 | 2.88 | V    |       |
| $V_{LVW3H}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>                                             | 2.82 | 2.90 | 2.98 | V    |       |
| $V_{LVW4H}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>                                             | 2.92 | 3.00 | 3.08 | V    |       |
| $V_{HYSH}$  | Low-voltage inhibit reset/recover hysteresis — high range                                                               | —    | 60   | —    | mV   |       |
| $V_{LVDL}$  | Falling low-voltage detect threshold — low range (LVDV=00)                                                              | 1.54 | 1.60 | 1.66 | V    |       |
| $V_{LVW1L}$ | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>  | 1.74 | 1.80 | 1.86 | V    | 1     |
| $V_{LVW2L}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>                                             | 1.84 | 1.90 | 1.96 | V    |       |
| $V_{LVW3L}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>                                             | 1.94 | 2.00 | 2.06 | V    |       |
| $V_{LVW4L}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>                                             | 2.04 | 2.10 | 2.16 | V    |       |
| $V_{HYSL}$  | Low-voltage inhibit reset/recover hysteresis — low range                                                                | —    | 40   | —    | mV   |       |

Table continues on the next page...

**Table 2.  $V_{DD}$  supply HVD, LVD and POR operating requirements (continued)**

| Symbol    | Description                                            | Min. | Typ. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------|------|------|------|---------|-------|
| $V_{BG}$  | Bandgap voltage reference                              | 0.97 | 1.00 | 1.03 | V       |       |
| $t_{LPO}$ | Internal low power oscillator period — factory trimmed | 900  | 1000 | 1100 | $\mu s$ |       |

1. Rising threshold is the sum of falling threshold and hysteresis voltage

### NOTE

There is no LVD circuit for VDDIO domain

**Table 3. VBAT power operating requirements**

| Symbol          | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------|----------------------------------------|------|------|------|------|-------|
| $V_{POR\_VBAT}$ | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

## 2.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

| Symbol    | Description                                                                     | Min.                | Typ. <sup>1</sup> | Max. | Unit | Notes   |
|-----------|---------------------------------------------------------------------------------|---------------------|-------------------|------|------|---------|
| $V_{OH}$  | Output high voltage — normal drive strength                                     |                     |                   |      |      | 2, 3    |
|           | IO Group 1                                                                      |                     |                   |      |      |         |
|           | • $2.7\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$ , $I_{OH} = -5\text{mA}$        | $V_{BAT} - 0.5$     | —                 | —    | V    |         |
|           | • $1.71\text{ V} \leq V_{BAT} \leq 2.7\text{ V}$ , $I_{OH} = -2.5\text{mA}$     | $V_{BAT} - 0.5$     | —                 | —    | V    |         |
|           | IO Groups 2 and 3                                                               |                     |                   |      |      |         |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -10\text{mA}$        | $V_{DD} - 0.5$      | —                 | —    | V    |         |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -5\text{mA}$        | $V_{DD} - 0.5$      | —                 | —    | V    |         |
|           | IO Group 4                                                                      |                     |                   |      |      | 2       |
|           | • $2.7\text{ V} \leq V_{DDIO\_E} \leq 3.6\text{ V}$ , $I_{OH} = -5\text{mA}$    | $V_{DDIO\_E} - 0.5$ | —                 | —    | V    |         |
|           | • $1.71\text{ V} \leq V_{DDIO\_E} \leq 2.7\text{ V}$ , $I_{OH} = -2.5\text{mA}$ | $V_{DDIO\_E} - 0.5$ | —                 | —    | V    |         |
| $I_{OHT}$ | Output high voltage — High drive strength                                       |                     |                   |      |      | 2       |
|           | IO Group 3                                                                      |                     |                   |      |      |         |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -20\text{mA}$        | $V_{DD} - 0.5$      | —                 | —    | V    |         |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -10\text{mA}$       | $V_{DD} - 0.5$      | —                 | —    | V    |         |
|           | IO Group 4                                                                      |                     |                   |      |      |         |
|           | • $2.7\text{ V} \leq V_{DDIO\_E} \leq 3.6\text{ V}$ , $I_{OH} = -15\text{mA}$   | $V_{DDIO\_E} - 0.5$ | —                 | —    | V    |         |
| $V_{OL}$  | Output low voltage — normal drive strength                                      |                     |                   |      |      | 2, 4, 5 |
|           | IO Group 1                                                                      |                     |                   |      |      |         |

Table continues on the next page...

**Table 4. Voltage and current operating behaviors (continued)**

| Symbol           | Description                                                                                                                                                                                                                                                                                    | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes   |
|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------------------|------|------|---------|
|                  | <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{\text{BAT}} \leq 3.6\text{ V}</math>, <math>I_{\text{OL}} = -5\text{mA}</math></li> <li>• <math>1.71\text{ V} \leq V_{\text{BAT}} \leq 2.7\text{ V}</math>, <math>I_{\text{OL}} = -2.5\text{mA}</math></li> </ul>          | —    | —                 | 0.5  | V    |         |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
|                  | IO Groups 2 and 3                                                                                                                                                                                                                                                                              |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}</math>, <math>I_{\text{OL}} = -10\text{mA}</math></li> <li>• <math>1.71\text{ V} \leq V_{\text{DD}} \leq 2.7\text{ V}</math>, <math>I_{\text{OL}} = -5\text{mA}</math></li> </ul>             | —    | —                 | 0.5  | V    |         |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
|                  | IO Group 4                                                                                                                                                                                                                                                                                     |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{\text{DDIO\_E}} \leq 3.6\text{ V}</math>, <math>I_{\text{OL}} = -5\text{mA}</math></li> <li>• <math>1.71\text{ V} \leq V_{\text{DDIO\_E}} \leq 2.7\text{ V}</math>, <math>I_{\text{OL}} = -2.5\text{mA}</math></li> </ul>  | —    | —                 | 0.5  | V    |         |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
|                  | Output low voltage — High drive strength                                                                                                                                                                                                                                                       |      |                   |      |      |         |
|                  | IO Group 3                                                                                                                                                                                                                                                                                     |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}</math>, <math>I_{\text{OL}} = -20\text{mA}</math></li> <li>• <math>1.71\text{ V} \leq V_{\text{DD}} \leq 2.7\text{ V}</math>, <math>I_{\text{OL}} = -10\text{mA}</math></li> </ul>            | —    | —                 | 0.5  | V    | 2, 4    |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
|                  | IO Group 4                                                                                                                                                                                                                                                                                     |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{\text{DDIO\_E}} \leq 3.6\text{ V}</math>, <math>I_{\text{OL}} = -15\text{mA}</math></li> <li>• <math>1.71\text{ V} \leq V_{\text{DDIO\_E}} \leq 2.7\text{ V}</math>, <math>I_{\text{OL}} = -7.5\text{mA}</math></li> </ul> | —    | —                 | 0.5  | V    |         |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
|                  |                                                                                                                                                                                                                                                                                                | —    | —                 | 0.5  | V    |         |
| $I_{\text{OLT}}$ | Output low current total for all ports                                                                                                                                                                                                                                                         | —    | —                 | 100  | mA   |         |
| $I_{\text{IN}}$  | Input leakage current                                                                                                                                                                                                                                                                          |      |                   |      |      | 6, 7, 8 |
|                  | $V_{\text{DD}}$ domain pins                                                                                                                                                                                                                                                                    |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}</math></li> </ul>                                                                                                                                                                           | —    | 0.002             | 0.5  | μA   |         |
|                  | PORTE pins                                                                                                                                                                                                                                                                                     |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DDIO\_E}}</math></li> </ul>                                                                                                                                                                      | —    | 0.002             | 0.5  | μA   |         |
|                  | $V_{\text{BAT}}$ domain pins                                                                                                                                                                                                                                                                   |      |                   |      |      |         |
|                  | <ul style="list-style-type: none"> <li>• <math>V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{BAT}}</math></li> </ul>                                                                                                                                                                          | —    | 0.002             | 0.5  | μA   |         |
| $R_{\text{PU}}$  | Internal pullup resistors(except RTC_WAKEUP pins)                                                                                                                                                                                                                                              | 20   | —                 | 50   | kΩ   | 9       |
| $R_{\text{PD}}$  | Internal pulldown resistors (except RTC_WAKEUP pins)                                                                                                                                                                                                                                           | 20   | —                 | 50   | kΩ   | 10      |

1. Typical values characterized at 25°C and  $V_{\text{DD}} = 3.6\text{V}$  unless otherwise noted.
2. IO Group 1 includes  $V_{\text{BAT}}$  domain pins: RTC\_WAKEUP\_b. IO Group 2 includes  $V_{\text{DD}}$  domain pins: PORTA, PORTB, PORTC, and PORTD, except PTA4. IO Group 3 includes  $V_{\text{DD}}$  domain pins: PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7. IO Group 4 includes  $V_{\text{DDIO\_E}}$  domain pins: PORTE.
3. PTA4 has lower drive strength:  $I_{\text{OH}} = -5\text{mA}$  for high  $V_{\text{DD}}$  range;  $I_{\text{OH}} = -2.5\text{mA}$  for low  $V_{\text{DD}}$  range.
4. Open drain outputs must be pulled to  $V_{\text{DD}}$ .
5. PTA4 has lower drive strength:  $I_{\text{OL}} = 5\text{mA}$  for high  $V_{\text{DD}}$  range;  $I_{\text{OL}} = 2.5\text{mA}$  for low  $V_{\text{DD}}$  range.
6.  $V_{\text{DD}}$  domain pins include ADC, CMP, and RESET\_b inputs. Measured at  $V_{\text{DD}} = 3.6\text{V}$ .
7. PORTE analog input voltages cannot exceed  $V_{\text{DDIO\_E}}$  supply when  $V_{\text{DD}} \geq V_{\text{DDIO\_E}}$ . PORTE analog input voltages cannot exceed  $V_{\text{DD}}$  supply when  $V_{\text{DD}} < V_{\text{DDIO\_E}}$ .
8.  $V_{\text{BAT}}$  domain pins include EXTAL32, XTAL32, and RTC\_WAKEUP\_b pins.
9. Measured at minimum supply voltage and  $V_{\text{IN}} = V_{\text{SS}}$
10. Measured at minimum supply voltage and  $V_{\text{IN}} = V_{\text{DD}}$

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx → RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100MHz
- Bus clock = 50MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode=FEI

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description                                                                                                                                                        | Min. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | 300  | $\mu s$ |       |
|           | • VLLS0 → RUN                                                                                                                                                      | —    | 154  | $\mu s$ |       |
|           | • VLLS1 → RUN                                                                                                                                                      | —    | 154  | $\mu s$ |       |
|           | • VLLS2 → RUN                                                                                                                                                      | —    | 92   | $\mu s$ |       |
|           | • VLLS3 → RUN                                                                                                                                                      | —    | 92   | $\mu s$ |       |
|           | • LLS2 → RUN                                                                                                                                                       | —    | 6.3  | $\mu s$ |       |
|           | • LLS3 → RUN                                                                                                                                                       | —    | 6.3  | $\mu s$ |       |
|           | • VLPS → RUN                                                                                                                                                       | —    | 5.3  | $\mu s$ |       |
|           | • STOP → RUN                                                                                                                                                       | —    | 5.3  | $\mu s$ |       |

**Table 6. Low power mode peripheral adders — typical value**

| Symbol              | Description                                                                                                | Temperature (°C) |    |    |    |    |     | Unit    |
|---------------------|------------------------------------------------------------------------------------------------------------|------------------|----|----|----|----|-----|---------|
|                     |                                                                                                            | -40              | 25 | 50 | 70 | 85 | 105 |         |
| $I_{IREFSTEN4MHZ}$  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56               | 56 | 56 | 56 | 56 | 56  | $\mu A$ |
| $I_{IREFSTEN32KHz}$ | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.   | 52               | 52 | 52 | 52 | 52 | 52  | $\mu A$ |

Table continues on the next page...

**Table 6. Low power mode peripheral adders — typical value (continued)**

| Symbol                     | Description                                                                                                                                                                                                                                | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                                                                                                                                            | -40              | 25  | 50  | 70  | 85  | 105 |      |
| $I_{\text{EREFSTEN4MHz}}$  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.                                                                                                                                       | 206              | 228 | 237 | 245 | 251 | 258 | μA   |
| $I_{\text{EREFSTEN32KHz}}$ | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.                                                                                          |                  |     |     |     |     |     | nA   |
|                            | VLLS1                                                                                                                                                                                                                                      | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            | VLLS3                                                                                                                                                                                                                                      | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            | LLS2                                                                                                                                                                                                                                       | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                            | LLS3                                                                                                                                                                                                                                       | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                            | VLPS                                                                                                                                                                                                                                       | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                            | STOP                                                                                                                                                                                                                                       | 510              | 560 | 560 | 560 | 610 | 680 |      |
| $I_{\text{CMP}}$           | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.                                                      | 22               | 22  | 22  | 22  | 22  | 22  | μA   |
| $I_{\text{RTC}}$           | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption. | 432              | 357 | 388 | 475 | 532 | 810 | nA   |
| $I_{\text{UART}}$          | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.                                            |                  |     |     |     |     |     | μA   |
|                            | MCGIRCLK (4 MHz internal reference clock)                                                                                                                                                                                                  | 66               | 66  | 66  | 66  | 66  | 66  |      |
|                            | OSCERCLK (4 MHz external crystal)                                                                                                                                                                                                          | 214              | 234 | 246 | 254 | 260 | 268 |      |
| $I_{\text{BG}}$            | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.                                                                                                                                                       | 45               | 45  | 45  | 45  | 45  | 45  | μA   |
| $I_{\text{ADC}}$           | ADC peripheral adder combining the measured values at $V_{\text{DD}}$ and $V_{\text{DDA}}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.           | 366              | 366 | 366 | 366 | 366 | 366 | μA   |

## 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 7. Power consumption operating behaviors**

| Symbol                  | Description                                                                                                                                                                                                                      | Min.   | Typ.         | Max.           | Unit | Notes |
|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|--------------|----------------|------|-------|
| I <sub>DDA</sub>        | Analog supply current                                                                                                                                                                                                            | —      | —            | See note       | mA   | 1     |
| I <sub>DD_RUN</sub>     | Run mode current — all peripheral clocks disabled, code executing from internal flash @ 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                           | —<br>— | 28<br>39.6   | 31.55<br>50.10 | mA   | 2     |
| I <sub>DD_RUN</sub>     | Run mode current — all peripheral clocks enabled, code executing from internal flash @ 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                            | —<br>— | 54<br>70     | 57.55<br>80.50 | mA   | 3, 4  |
| I <sub>DD_RUNCO</sub>   | Run mode current in compute operation - 120 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from internal flash at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul> | —<br>— | 25.1<br>37.8 | 28.65<br>48.30 | mA   | 5     |
| I <sub>DD_HSRUN</sub>   | Run mode current — all peripheral clocks disabled, code executing from internal flash @ 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                           | —<br>— | 38<br>51.7   | 40.70<br>65.04 | mA   | 6     |
| I <sub>DD_HSRUN</sub>   | Run mode current — all peripheral clocks enabled, code executing from internal flash @ 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                            | —<br>— | 48<br>63.7   | 50.70<br>77.04 | mA   | 7, 8  |
| I <sub>DD_HSRUNCO</sub> | HSRun mode current in compute operation – 150 MHz core/ 25 MHz flash / bus clock disabled, code of while(1) loop executing from internal flash at 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul> | —<br>— | 34.5<br>50.3 | 37.2<br>63.64  | mA   |       |
| I <sub>DD_WAIT</sub>    | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                             | —<br>— | 14.2<br>26.2 | 19.87<br>35.66 | mA   | 9     |
| I <sub>DD_WAIT</sub>    | Wait mode reduced frequency current at 3.0 V — all peripheral clocks enabled                                                                                                                                                     | —      | 24.4         | 30.07          | mA   | 9     |

Table continues on the next page...

**Table 7. Power consumption operating behaviors (continued)**

| Symbol                    | Description                                                                                                                                                                                                                                                                                         | Min.   | Typ.             | Max.              | Unit | Notes |
|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|------------------|-------------------|------|-------|
|                           | <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                                                                                           | —      | 36.6             | 46.06             |      |       |
| I <sub>DD_VLPR</sub>      | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                 | —<br>— | 0.94<br>3.99     | 1.10<br>7.62      | mA   | 10    |
| I <sub>DD_VLPR</sub>      | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                  | —<br>— | 1.36<br>4.4      | 1.52<br>8.03      | mA   | 11    |
| I <sub>DD_VLPRCO_CM</sub> | Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, LPTMR running with 4 MHz internal reference clock, CoreMark benchmark code executing from internal flash at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul> | —<br>— | 1000<br>3650     | —<br>—            | μA   | 12    |
| I <sub>DD_PSTOP2</sub>    | Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                  | —<br>— | 3.95<br>17.71    | 5.75<br>27.15     | mA   | 5     |
| I <sub>DD_VLPW</sub>      | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                | —<br>— | 0.45<br>3.28     | 0.63<br>6.87      | mA   | 13    |
| I <sub>DD_VLPW</sub>      | Very-low-power wait mode current at 3.0 V — all peripheral clocks enabled <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                 | —<br>— | 0.75<br>3.6      | 0.93<br>7.19      | mA   |       |
| I <sub>DD_STOP</sub>      | Stop mode current at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                                                                | —<br>— | 0.55<br>5.67     | 0.85<br>9.59      | mA   |       |
| I <sub>DD_VLPS</sub>      | Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                                                 | —<br>— | 91.48<br>1798.38 | 240.90<br>3796.94 | μA   |       |
| I <sub>DD_LLS2</sub>      | Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 105°C</li> </ul>                                                                                                                                                                                    | —<br>— | 4.94<br>73.68    | 7.14<br>121.9     | μA   |       |

Table continues on the next page...



**Table 7. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                                             | Min. | Typ.   | Max.   | Unit | Notes |
|-----------------------|---------------------------------------------------------------------------------------------------------|------|--------|--------|------|-------|
| I <sub>DD_LLS3</sub>  | Low leakage stop mode current at 3.0 V<br>• @ 25°C<br>• @ 105°C                                         | —    | 7.78   | 13.16  | μA   |       |
|                       |                                                                                                         | —    | 160.91 | 284.31 |      |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V<br>• @ 25°C<br>• @ 105°C                                  | —    | 5.63   | 9.34   | μA   |       |
|                       |                                                                                                         | —    | 117.89 | 202.55 |      |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V<br>• @ 25°C<br>• @ 105°C                                  | —    | 3.13   | 4.04   | μA   |       |
|                       |                                                                                                         | —    | 29.49  | 48.7   |      |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V<br>• @ 25°C<br>• @ 105°C                                  | —    | 1.05   | 1.36   | μA   |       |
|                       |                                                                                                         | —    | 15.31  | 18.56  |      |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled<br>• @ 25°C<br>• @ 105°C  | —    | 0.62   | 0.84   | μA   |       |
|                       |                                                                                                         | —    | 13.92  | 16.95  |      |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled<br>• @ 25°C<br>• @ 105°C | —    | 0.33   | 0.53   | μA   |       |
|                       |                                                                                                         | —    | 13.42  | 16.44  |      |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V<br>• @ 25°C<br>• @ 105°C                           | —    | 0.19   | 0.23   | μA   |       |
|                       |                                                                                                         | —    | 2.56   | 3.71   |      |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers @ 1.8V<br>• @ 25°C<br>• @ 105°C                 | —    | 0.57   | 0.64   | μA   | 14    |
|                       |                                                                                                         | —    | 2.52   | 5.82   |      |       |


1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 120 MHz core and system clock, 60 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
3. 150 MHz core and system clock, 75 MHz bus and FlexBus clock, and 25 MHz flash clock. MCG configure for PEE mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. MCG configured for PEE mode.
6. 150 MHz core and system clock, 50 MHz bus and FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.

7. 150 MHz core and system clock, 50 MHz bus and FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
8. Max values are measured with CPU executing DSP instructions.
9. 120 MHz core and system clock, 60MHz bus clock, and FlexBus. MCG configured for PEE mode.
10. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
11. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
12. MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.
13. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
14. Includes 32kHz oscillator current and RTC operation.

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE
- $V_{DD}=V_{DDA}=V_{DDIO\_E}$



**Figure 6. Run mode supply current vs. core frequency**




Figure 7. VLPR mode supply current vs. core frequency

### 2.2.6 Electromagnetic Compatibility (EMC) specifications

EMC measurements to IC-level IEC standards are available from Freescale on request.

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 8. Capacitance attributes

| Symbol            | Description                     | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C <sub>IN_A</sub> | Input capacitance: analog pins  | —    | 7    | pF   |
| C <sub>IN_D</sub> | Input capacitance: digital pins | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol                                                                     | Description                                            | Min. | Max. | Unit | Notes |
|----------------------------------------------------------------------------|--------------------------------------------------------|------|------|------|-------|
| High Speed run mode                                                        |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 150  | MHz  |       |
| Normal run mode (and High Speed run mode unless otherwise specified above) |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 120  | MHz  |       |
|                                                                            | System and core clock when Full Speed USB in operation | 20   | —    | MHz  |       |
| f <sub>BUS</sub>                                                           | Bus clock                                              | —    | 75   | MHz  |       |
| FB_CLK                                                                     | FlexBus clock                                          | —    | 75   | MHz  |       |
| f <sub>FLASH</sub>                                                         | Flash clock                                            | —    | 28   | MHz  |       |
| f <sub>LPTMR</sub>                                                         | LPTMR clock                                            | —    | 25   | MHz  |       |
| VLPR mode <sup>1</sup>                                                     |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 4    | MHz  |       |
| f <sub>BUS</sub>                                                           | Bus clock                                              | —    | 4    | MHz  |       |
| FB_CLK                                                                     | FlexBus clock                                          | —    | 4    | MHz  |       |
| f <sub>FLASH</sub>                                                         | Flash clock                                            | —    | 1    | MHz  |       |
| f <sub>ERCLK</sub>                                                         | External reference clock                               | —    | 16   | MHz  |       |
| f <sub>LPTMR_pin</sub>                                                     | LPTMR clock                                            | —    | 25   | MHz  |       |
| f <sub>FlexCAN_ERCLK</sub>                                                 | FlexCAN external reference clock                       | —    | 8    | MHz  |       |
| f <sub>I2S_MCLK</sub>                                                      | I2S master clock                                       | —    | 12.5 | MHz  |       |
| f <sub>I2S_BCLK</sub>                                                      | I2S bit clock                                          | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CMT, timers, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

| Symbol | Description                                                                                                                                                                                                                                                                                                                                                                                                                                   | Min.             | Max.                | Unit                 | Notes |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------------------|----------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                                                                                                                                                                                                                                                                                                                                                            | 1.5              | —                   | Bus clock cycles     | 1, 2  |
|        | NMI_b pin interrupt pulse width (analog filter enabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                                                                   | 100              | —                   | ns                   |       |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                                   | 50               | —                   | ns                   | 3     |
|        | External RESET_b input pulse width (digital glitch filter disabled)                                                                                                                                                                                                                                                                                                                                                                           | 100              | —                   | ns                   |       |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>                     | —<br>—<br>—<br>— | 34<br>16<br>10<br>8 | ns<br>ns<br>ns<br>ns | 4, 5  |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>                      | —<br>—<br>—<br>— | 34<br>16<br>7<br>5  | ns<br>ns<br>ns<br>ns | 6, 7  |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DDIO\_E} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DDIO\_E} \leq 3.6V</math></li> </ul> </li> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{DDIO\_E} \leq 2.7V</math></li> <li><math>2.7 \leq V_{DDIO\_E} \leq 3.6V</math></li> </ul> </li> </ul> | —<br>—<br>—<br>— | 34<br>16<br>7<br>5  | ns<br>ns<br>ns<br>ns | 5, 8  |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>Slew enabled</li> </ul>                                                                                                                                                                                                                                                                                                                                   | —<br>—           | 34<br>16            | ns<br>ns             | 7, 8  |

**Table 10. General switching specifications**

| Symbol | Description                                                                                                                                                                                                                                                                                     | Min. | Max. | Unit | Notes |
|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
|        | <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DDIO\_E} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DDIO\_E} \leq 3.6V</math></li> <li>• Slew disabled</li> <li>• <math>1.71 \leq V_{DDIO\_E} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DDIO\_E} \leq 3.6V</math></li> </ul> | —    | 7    | ns   |       |
|        |                                                                                                                                                                                                                                                                                                 | —    | 5    | ns   |       |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry in run modes.
2. The greater synchronous and asynchronous timing must be met.
3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7.
5. 75 pF load.
6. Ports A, B, C, and D.
7. 25 pF load.
8. Port E pins only.

## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

**Table 11. Thermal operating requirements**

| Symbol | Description              | Min. | Max. | Unit | Notes |
|--------|--------------------------|------|------|------|-------|
| $T_J$  | Die junction temperature | −40  | 125  | °C   |       |
| $T_A$  | Ambient temperature      | −40  | 105  | °C   | 1,    |

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:

$$T_J = T_A + \theta_{JA} \times \text{chip power dissipation}$$

### 2.4.2 Thermal attributes

**Table 12. Thermal attributes**

| Board type        | Symbol          | Description                                                  | 100 LQFP | 121 XFBGA | Unit | Notes |
|-------------------|-----------------|--------------------------------------------------------------|----------|-----------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 52       | 71        | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 39       | 36.8      | °C/W | 1     |

*Table continues on the next page...*

**Table 12. Thermal attributes (continued)**

| Board type        | Symbol           | Description                                                                                     | 100 LQFP | 121 XFBGA | Unit | Notes |
|-------------------|------------------|-------------------------------------------------------------------------------------------------|----------|-----------|------|-------|
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 42       | 55        | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 33       | 32.2      | °C/W | 1     |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                                                           | 24       | 18        | °C/W | 2     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                                                            | 11       | 12.2      | °C/W | 3     |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 2        | 0.25      | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors


### 3.1 Core modules

#### 3.1.1 Debug trace timing specifications


**Table 13. Debug trace operating behaviors**

| Symbol    | Description              | Min.                | Max. | Unit |
|-----------|--------------------------|---------------------|------|------|
| $T_{cyc}$ | Clock period             | Frequency dependent |      | MHz  |
| $T_{wl}$  | Low pulse width          | 2                   | —    | ns   |
| $T_{wh}$  | High pulse width         | 2                   | —    | ns   |
| $T_r$     | Clock and data rise time | —                   | 3    | ns   |
| $T_f$     | Clock and data fall time | —                   | 3    | ns   |
| $T_s$     | Data setup               | 1.5                 | —    | ns   |
| $T_h$     | Data hold                | 1.0                 | —    | ns   |





**Figure 8. TRACE\_CLKOUT specifications**



**Figure 9. Trace data specifications**

### 3.1.2 JTAG electricals

**Table 14. JTAG limited voltage range electricals**

| Symbol | Description                                                                                                                                    | Min.           | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------|----------------|----------------|----------------|
|        | Operating voltage                                                                                                                              | 2.7            | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul> | 0<br>0<br>0    | 10<br>25<br>50 | MHz            |
| J2     | TCLK cycle period                                                                                                                              | 1/J1           | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul>      | 50<br>20<br>10 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                       | —              | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise                                                                                               | 20             | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise                                                                                             | 2.0            | —              | ns             |
| J7     | TCLK low to boundary scan output data valid                                                                                                    | —              | 28             | ns             |
| J8     | TCLK low to boundary scan output high-Z                                                                                                        | —              | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise                                                                                                    | 8              | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise                                                                                                  | 1              | —              | ns             |


Table continues on the next page...

**Table 14. JTAG limited voltage range electricals (continued)**

| Symbol | Description                                                 | Min. | Max. | Unit |
|--------|-------------------------------------------------------------|------|------|------|
| J11    | TCLK low to TDO data valid                                  | —    | 19   | ns   |
| J12    | TCLK low to TDO high-Z                                      | —    | 17   | ns   |
| J13    | $\overline{\text{TRST}}$ assert time                        | 100  | —    | ns   |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high | 8    | —    | ns   |

**Table 15. JTAG full voltage range electricals**

| Symbol | Description                                                                                                                                    | Min.             | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------|----------------|----------------|
|        | Operating voltage                                                                                                                              | 1.71             | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul> | 0<br>0<br>0      | 10<br>20<br>40 | MHz            |
| J2     | TCLK cycle period                                                                                                                              | 1/J1             | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul>      | 50<br>25<br>12.5 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                       | —                | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise                                                                                               | 20               | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise                                                                                             | 2.0              | —              | ns             |
| J7     | TCLK low to boundary scan output data valid                                                                                                    | —                | 30.6           | ns             |
| J8     | TCLK low to boundary scan output high-Z                                                                                                        | —                | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise                                                                                                    | 8                | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise                                                                                                  | 1.0              | —              | ns             |
| J11    | TCLK low to TDO data valid                                                                                                                     | —                | 19.0           | ns             |
| J12    | TCLK low to TDO high-Z                                                                                                                         | —                | 17.0           | ns             |
| J13    | $\overline{\text{TRST}}$ assert time                                                                                                           | 100              | —              | ns             |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high                                                                                    | 8                | —              | ns             |



**Figure 10. Test clock input timing**




Figure 11. Boundary scan (JTAG) timing





Figure 12. Test Access Port timing



**Figure 13.  $\overline{\text{TRST}}$  timing**

## 3.2 Clock modules

### 3.2.1 MCG specifications

**Table 16. MCG specifications**

| Symbol                          | Description                                                                                                    | Min.                              | Typ.   | Max.    | Unit               | Notes |
|---------------------------------|----------------------------------------------------------------------------------------------------------------|-----------------------------------|--------|---------|--------------------|-------|
| $f_{\text{ints\_ft}}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           | —                                 | 32.768 | —       | kHz                |       |
| $f_{\text{ints\_t}}$            | Internal reference frequency (slow clock) — user trimmed                                                       | 31.25                             | —      | 39.0625 | kHz                |       |
| $I_{\text{ints}}$               | Internal reference (slow clock) current                                                                        | —                                 | 20     | —       | μA                 |       |
| $t_{\text{irefst}}$             | [O: ] Internal reference (slow clock) startup time                                                             | —                                 | 32     | —       | μs                 |       |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | —                                 | ± 0.3  | ± 0.6   | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        | —                                 | ± 0.2  | ± 0.5   | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                           | —                                 | ± 1    | ± 2     | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     | —                                 | ± 0.5  | ± 1     | % $f_{\text{dco}}$ | 1     |
| $f_{\text{intf\_ft}}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            | —                                 | 4      | —       | MHz                |       |
| $f_{\text{intf\_t}}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              | 3                                 | —      | 5       | MHz                |       |
| $I_{\text{intf}}$               | Internal reference (fast clock) current                                                                        | —                                 | 25     | —       | μA                 |       |
| $t_{\text{irefst}}$             | [L: ] Internal reference startup time (fast clock)                                                             | —                                 | 10     | 15      | μs                 |       |
| $f_{\text{loc\_low}}$           | Loss of external clock minimum frequency — RANGE = 00<br>ext clk freq: above $(3/5)f_{\text{int}}$ never reset | $(3/5) \times f_{\text{ints\_t}}$ | —      | —       | kHz                |       |

Table continues on the next page...

**Table 16. MCG specifications (continued)**

| Symbol          | Description                                                                                                                                                                                                                                                            | Min.                        | Typ.   | Max.    | Unit | Notes |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|--------|---------|------|-------|
|                 | ext clk freq: between $(2/5)f_{int}$ and $(3/5)f_{int}$ maybe reset (phase dependency)<br>ext clk freq: below $(2/5)f_{int}$ always reset                                                                                                                              |                             |        |         |      |       |
| $f_{loc\_high}$ | Loss of external clock minimum frequency —<br>RANGE = 01, 10, or 11<br>ext clk freq: above $(16/5)f_{int}$ never reset<br>ext clk freq: between $(15/5)f_{int}$ and $(16/5)f_{int}$ maybe reset (phase dependency)<br>ext clk freq: below $(15/5)f_{int}$ always reset | $(16/5) \times f_{ints\_t}$ | —      | —       | kHz  |       |
| FLL             |                                                                                                                                                                                                                                                                        |                             |        |         |      |       |
| $f_{fll\_ref}$  | FLL reference frequency range                                                                                                                                                                                                                                          | 31.25                       | —      | 39.0625 | kHz  |       |
| $f_{dco\_ut}$   | DCO output frequency range — untrimmed                                                                                                                                                                                                                                 |                             |        |         | MHz  | 2     |
|                 | Low range<br>(DRS=00, DMX32=0)<br>$640 \times f_{ints\_ut}$                                                                                                                                                                                                            | 16.0                        | 23.04  | 26.66   |      |       |
|                 | Mid range<br>(DRS=01, DMX32=0)<br>$1280 \times f_{ints\_ut}$                                                                                                                                                                                                           | 32.0                        | 46.08  | 53.32   |      |       |
|                 | Mid-high range<br>(DRS=10, DMX32=0)<br>$1920 \times f_{ints\_ut}$                                                                                                                                                                                                      | 48.0                        | 69.12  | 79.99   |      |       |
|                 | High range<br>(DRS=11, DMX32=0)<br>$2560 \times f_{ints\_ut}$                                                                                                                                                                                                          | 64.0                        | 92.16  | 106.65  |      |       |
|                 | Low range<br>(DRS=00, DMX32=1)<br>$732 \times f_{ints\_ut}$                                                                                                                                                                                                            | 18.3                        | 26.35  | 30.50   |      |       |
|                 | Mid range<br>(DRS=01, DMX32=1)<br>$1464 \times f_{ints\_ut}$                                                                                                                                                                                                           | 36.6                        | 52.70  | 60.99   |      |       |
|                 | Mid-high range<br>(DRS=10, DMX32=1)<br>$2197 \times f_{ints\_ut}$                                                                                                                                                                                                      | 54.93                       | 79.09  | 91.53   |      |       |
|                 | High range<br>(DRS=11, DMX32=1)<br>$2929 \times f_{ints\_ut}$                                                                                                                                                                                                          | 73.23                       | 105.44 | 122.02  |      |       |
| $f_{dco}$       | DCO output frequency range                                                                                                                                                                                                                                             |                             |        |         | MHz  | 3, 4  |
|                 | Low range (DRS=00)<br>$640 \times f_{fll\_ref}$                                                                                                                                                                                                                        | 20                          | 20.97  | 25      |      |       |
|                 | Mid range (DRS=01)                                                                                                                                                                                                                                                     | 40                          | 41.94  | 50      | MHz  |       |

Table continues on the next page...

**Table 16. MCG specifications (continued)**

| Symbol                      | Description                                                                                                                                      | Min.                              | Typ. | Max.                                               | Unit | Notes |
|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|------|----------------------------------------------------|------|-------|
|                             |                                                                                                                                                  | $1280 \times f_{\text{fll\_ref}}$ |      |                                                    |      |       |
|                             |                                                                                                                                                  | Mid-high range (DRS=10)           | 60   | 62.91                                              | 75   |       |
|                             |                                                                                                                                                  | $1920 \times f_{\text{fll\_ref}}$ |      |                                                    |      |       |
|                             |                                                                                                                                                  | High range (DRS=11)               | 80   | 83.89                                              | 100  |       |
| $f_{\text{dco\_t\_DMX3}_2}$ | DCO output frequency                                                                                                                             | $2560 \times f_{\text{fll\_ref}}$ |      |                                                    |      | 5, 6  |
|                             |                                                                                                                                                  | Low range (DRS=00)                | —    | 23.99                                              | —    |       |
|                             |                                                                                                                                                  | $732 \times f_{\text{fll\_ref}}$  |      |                                                    |      |       |
|                             |                                                                                                                                                  | Mid range (DRS=01)                | —    | 47.97                                              | —    |       |
|                             |                                                                                                                                                  | $1464 \times f_{\text{fll\_ref}}$ |      |                                                    |      |       |
|                             |                                                                                                                                                  | Mid-high range (DRS=10)           | —    | 71.99                                              | —    |       |
|                             |                                                                                                                                                  | $2197 \times f_{\text{fll\_ref}}$ |      |                                                    |      |       |
|                             |                                                                                                                                                  | High range (DRS=11)               | —    | 95.98                                              | —    |       |
| $J_{\text{cyc\_fll}}$       | FLL period jitter                                                                                                                                | $2929 \times f_{\text{fll\_ref}}$ |      |                                                    |      |       |
|                             |                                                                                                                                                  |                                   | —    | 180                                                | —    |       |
|                             |                                                                                                                                                  |                                   | —    | 150                                                | —    |       |
| $t_{\text{fll\_acquire}}$   | FLL target frequency acquisition time                                                                                                            | —                                 | —    | 1                                                  | ms   | 7     |
| PLL                         |                                                                                                                                                  |                                   |      |                                                    |      |       |
| $f_{\text{pll\_ref}}$       | PLL reference frequency range                                                                                                                    | 8                                 | —    | 16                                                 | MHz  |       |
| $f_{\text{vcoclk\_2x}}$     | VCO output frequency                                                                                                                             | 180                               | —    | 360                                                | MHz  |       |
| $f_{\text{vcoclk}}$         | PLL output frequency                                                                                                                             | 90                                | —    | 180                                                | MHz  |       |
| $f_{\text{vcoclk\_90}}$     | PLL quadrature output frequency                                                                                                                  | 90                                | —    | 180                                                | MHz  |       |
| $I_{\text{pll}}$            | PLL operating current                                                                                                                            | —                                 | 1.1  | —                                                  | mA   | 8     |
|                             | <ul style="list-style-type: none"> <li>VCO @ 176 MHz (<math>f_{\text{pll\_ref}} = 8</math> MHz, VDIV multiplier = 22, PRDIV divide=1)</li> </ul> |                                   |      |                                                    |      |       |
| $I_{\text{pll}}$            | PLL operating current                                                                                                                            | —                                 | 2    | —                                                  | mA   | 8     |
|                             | <ul style="list-style-type: none"> <li>VCO @ 360 MHz (<math>f_{\text{pll\_ref}} = 8</math> MHz, VDIV multiplier = 45, PRDIV divide=1)</li> </ul> |                                   |      |                                                    |      |       |
| $J_{\text{cyc\_pll}}$       | PLL period jitter (RMS)                                                                                                                          |                                   |      |                                                    |      | 9     |
|                             | <ul style="list-style-type: none"> <li><math>f_{\text{vco}} = 180</math> MHz</li> </ul>                                                          | —                                 | 100  | —                                                  | ps   |       |
|                             | <ul style="list-style-type: none"> <li><math>f_{\text{vco}} = 360</math> MHz</li> </ul>                                                          | —                                 | 75   | —                                                  | ps   |       |
| $J_{\text{acc\_pll}}$       | PLL accumulated jitter over 1 $\mu$ s (RMS)                                                                                                      |                                   |      |                                                    |      | 9     |
|                             | <ul style="list-style-type: none"> <li><math>f_{\text{vco}} = 180</math> MHz</li> </ul>                                                          | —                                 | 600  | —                                                  | ps   |       |
|                             | <ul style="list-style-type: none"> <li><math>f_{\text{vco}} = 360</math> MHz</li> </ul>                                                          | —                                 | 300  | —                                                  | ps   |       |
| $D_{\text{unl}}$            | Lock exit frequency tolerance                                                                                                                    | $\pm 4.47$                        | —    | $\pm 5.97$                                         | %    |       |
| $t_{\text{pll\_lock}}$      | Lock detector detection time                                                                                                                     | —                                 | —    | $150 \times 10^{-6} + 1075(1/f_{\text{pll\_ref}})$ | s    | 10    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. This applies when SCTRIM at value (0x80) and SCFTRIM control bit at value (0x0).
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco},t}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 3.2.2 IRC48M specifications

Table 17. IRC48M specifications

| Symbol                             | Description                                                                                                                                                                                                                                                                                     | Min. | Typ.      | Max.      | Unit                  | Notes |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------|-----------|-----------------------|-------|
| $V_{\text{DD}}$                    | Supply voltage                                                                                                                                                                                                                                                                                  | 1.71 | —         | 3.6       | V                     |       |
| $I_{\text{DD48M}}$                 | Supply current                                                                                                                                                                                                                                                                                  | —    | 520       | —         | $\mu\text{A}$         |       |
| $f_{\text{irc48m}}$                | Internal reference frequency                                                                                                                                                                                                                                                                    | —    | 48        | —         | MHz                   |       |
| $\Delta f_{\text{irc48m\_ol\_lv}}$ | Open loop total deviation of IRC48M frequency at low voltage ( $V_{\text{DD}}=1.71\text{V}-1.89\text{V}$ ) over temperature <ul style="list-style-type: none"> <li>Regulator disable (USB_CLK_RECOVER_IRC_EN[REG_EN]=0)</li> <li>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)</li> </ul> | —    | $\pm 0.5$ | $\pm 1.0$ | $\%f_{\text{irc48m}}$ |       |
| $\Delta f_{\text{irc48m\_ol\_hv}}$ | Open loop total deviation of IRC48M frequency at high voltage ( $V_{\text{DD}}=1.89\text{V}-3.6\text{V}$ ) over temperature <ul style="list-style-type: none"> <li>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)</li> </ul>                                                               | —    | $\pm 0.5$ | $\pm 1.0$ | $\%f_{\text{irc48m}}$ |       |
| $\Delta f_{\text{irc48m\_cl}}$     | Closed loop total deviation of IRC48M frequency over voltage and temperature                                                                                                                                                                                                                    | —    | —         | $\pm 0.1$ | $\%f_{\text{host}}$   | 1     |
| $J_{\text{cyc\_irc48m}}$           | Period Jitter (RMS)                                                                                                                                                                                                                                                                             | —    | 35        | 150       | ps                    |       |
| $t_{\text{irc48mst}}$              | Startup time                                                                                                                                                                                                                                                                                    | —    | 2         | 3         | $\mu\text{s}$         | 2     |

1. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1).
2. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1, or
  - MCG\_C7[OSCSSEL]=10, or
  - SIM\_SOPT2[PLLFLSEL]=11

### 3.2.3 Oscillator electrical specifications

#### 3.2.3.1 Oscillator DC electrical specifications

**Table 18. Oscillator DC electrical specifications**

| Symbol      | Description                                                | Min. | Typ. | Max. | Unit | Notes |
|-------------|------------------------------------------------------------|------|------|------|------|-------|
| $V_{DD}$    | Supply voltage                                             | 1.71 | —    | 3.6  | V    |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |      | 1     |
|             | • 32 kHz                                                   | —    | 600  | —    | nA   |       |
|             | • 4 MHz                                                    | —    | 200  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 300  | —    | μA   |       |
|             | • 16 MHz                                                   | —    | 950  | —    | μA   |       |
|             | • 24 MHz                                                   | —    | 1.2  | —    | mA   |       |
|             | • 32 MHz                                                   | —    | 1.5  | —    | mA   |       |
| $I_{DDOSC}$ | Supply current — high gain mode (HGO=1)                    |      |      |      |      | 1     |
|             | • 32 kHz                                                   | —    | 7.5  | —    | μA   |       |
|             | • 4 MHz                                                    | —    | 500  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 650  | —    | μA   |       |
|             | • 16 MHz                                                   | —    | 2.5  | —    | mA   |       |
|             | • 24 MHz                                                   | —    | 3.25 | —    | mA   |       |
|             | • 32 MHz                                                   | —    | 4    | —    | mA   |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |      | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |      | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | MΩ   | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | MΩ   |       |
| $R_S$       | Series resistor — low-frequency, low-power mode (HGO=0)    | —    | —    | —    | kΩ   |       |
|             | Series resistor — low-frequency, high-gain mode (HGO=1)    | —    | 200  | —    | kΩ   |       |
|             | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —    | —    | kΩ   |       |
|             | Series resistor — high-frequency, high-gain mode (HGO=1)   |      |      |      |      |       |

Table continues on the next page...



**Table 18. Oscillator DC electrical specifications (continued)**

| Symbol     | Description                                                                                      | Min. | Typ.     | Max. | Unit | Notes |
|------------|--------------------------------------------------------------------------------------------------|------|----------|------|------|-------|
|            |                                                                                                  | —    | 0        | —    | kΩ   |       |
| $V_{pp}^5$ | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6      | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | $V_{DD}$ | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6      | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | $V_{DD}$ | —    | V    |       |

- $V_{DD}=3.3$  V, Temperature =25 °C, Internal capacitance = 20 pF
- See crystal or resonator manufacturer's recommendation
- $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.
- When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.2.3.2 Oscillator frequency specifications

**Table 19. Oscillator frequency specifications**

| Symbol           | Description                                                                                     | Min. | Typ. | Max. | Unit | Notes |
|------------------|-------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| $f_{osc\_lo}$    | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |       |
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |       |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |       |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)                                                    | 40   | 50   | 60   | %    |       |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | 750  | —    | ms   | 1, 2  |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | 250  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |       |

- Proper PC board layout procedures must be followed to achieve specifications.

## Peripheral operating requirements and behaviors

- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

## 3.2.4 32 kHz oscillator electrical characteristics

### 3.2.4.1 32 kHz oscillator DC electrical specifications

**Table 20. 32kHz oscillator DC electrical specifications**

| Symbol                | Description                                   | Min. | Typ. | Max. | Unit      |
|-----------------------|-----------------------------------------------|------|------|------|-----------|
| $V_{BAT}$             | Supply voltage                                | 1.71 | —    | 3.6  | V         |
| $R_F$                 | Internal feedback resistor                    | —    | 100  | —    | $M\Omega$ |
| $C_{para}$            | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF        |
| $V_{pp}$ <sup>1</sup> | Peak-to-peak amplitude of oscillation         | —    | 0.6  | —    | V         |

- When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.2.4.2 32 kHz oscillator frequency specifications

**Table 21. 32 kHz oscillator frequency specifications**

| Symbol            | Description                               | Min. | Typ.   | Max.      | Unit | Notes |
|-------------------|-------------------------------------------|------|--------|-----------|------|-------|
| $f_{osc\_lo}$     | Oscillator crystal                        | —    | 32.768 | —         | kHz  |       |
| $t_{start}$       | Crystal start-up time                     | —    | 1000   | —         | ms   | 1     |
| $f_{ec\_extal32}$ | Externally provided input clock frequency | —    | 32.768 | —         | kHz  | 2     |
| $V_{ec\_extal32}$ | Externally provided input clock amplitude | 700  | —      | $V_{BAT}$ | mV   | 2, 3  |

- Proper PC board layout procedures must be followed to achieve specifications.
- This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 3.3 Memories and memory interfaces

### 3.3.1 QuadSPI AC specifications


- All data is based on a negative edge data launch from the device and a positive edge data capture, as shown in the timing diagrams in this section.
- Measurements are with a load of 15pf (1.8V) and 35pf (3V) on output pins. Input slew: 1ns
- Timings assume a setting of 0x0000\_000x for QuadSPI\_SMPR register (see the reference manual for details).

The following table lists the QuadSPI delay chain read/write settings. Refer the device reference manual for register and bit descriptions.

**Table 22. QuadSPI delay chain read/write settings**

| Mode       | QuadSPI registers     |                        |                       |                        | Notes                         |
|------------|-----------------------|------------------------|-----------------------|------------------------|-------------------------------|
|            | QuadSPI_MCR[DQS_EN]   | QuadSPI_SOCCR[SOC CFG] | QuadSPI_MCR[SC LKCFG] | QuadSPI_FLASHC[R[TDH]] |                               |
| SDR        | Yes                   | 3Fh                    | 5                     | No                     | Delay of 63 buffer and 64 mux |
| DDR        | Yes                   | 3Fh                    | 1                     | 2                      | Delay of 63 buffer and 64 mux |
| Hyperflash | RDS driven from Flash | 0h                     | No                    | 2                      | Delay of 1 mux                |

#### SDR mode



**Figure 14. QuadSPI input timing (SDR mode) diagram**


#### NOTE

- The below timing values are with default settings for sampling registers like QuadSPI\_SMPR.

- A negative time indicates the actual capture edge inside the device is earlier than clock appearing at pad.
- The below timing are for a load of 15pf (1.8V) and 35pf (3V) or output pads
- All board delays need to be added appropriately
- Input hold time being negative does not have any implication or max achievable frequency

**Table 23. QuadSPI input timing (SDR mode) specifications**

| Symbol   | Parameter                               | Value |     | Unit |
|----------|-----------------------------------------|-------|-----|------|
|          |                                         | Min   | Max |      |
| $T_{is}$ | Setup time for incoming data            | 4     | -   | ns   |
| $T_{ih}$ | Hold time requirement for incoming data | 1.5   | -   | ns   |



**Figure 15. QuadSPI output timing (SDR mode) diagram**

**Table 24. QuadSPI output timing (SDR mode) specifications**

| Symbol    | Parameter                     | Value |     | Unit |
|-----------|-------------------------------|-------|-----|------|
|           |                               | Min   | Max |      |
| $T_{ov}$  | Output Data Valid             | -     | 2.8 | ns   |
| $T_{oh}$  | Output Data Hold              | -1.4  | -   | ns   |
| $T_{ck}$  | SCK clock period              | -     | 100 | MHz  |
| $T_{css}$ | Chip select output setup time | 2     | -   | ns   |
| $T_{csh}$ | Chip select output hold time  | -1    | -   | ns   |

**NOTE**

For any frequency setup and hold specifications of the memory should be met.

# DDR Mode




Figure 16. QuadSPI input timing (DDR mode) diagram

## NOTE

- Numbers are for a load of 15pf (1.8V) and 35pf (3V)
- The numbers are for setting of hold condition in register QuadSPI\_SMPR[DDRSNP]

Table 25. QuadSPI input timing (DDR mode) specifications

| Symbol   | Parameter                               | Value                |     | Unit |
|----------|-----------------------------------------|----------------------|-----|------|
|          |                                         | Min                  | Max |      |
| $T_{is}$ | Setup time for incoming data            | 4 (Without learning) | -   | ns   |
|          |                                         | 1 (With learning)    |     |      |
| $T_{ih}$ | Hold time requirement for incoming data | 1.5                  | -   | ns   |





Figure 17. QuadSPI output timing (DDR mode) diagram

**Table 26. QuadSPI output timing (DDR mode) specifications**

| Symbol    | Parameter                     | Value |                       | Unit     |
|-----------|-------------------------------|-------|-----------------------|----------|
|           |                               | Min   | Max                   |          |
| $T_{ov}$  | Output Data Valid             | -     | 4.5                   | ns       |
| $T_{oh}$  | Output Data Hold              | 1.5   | -                     | ns       |
| $T_{ck}$  | SCK clock period              | -     | 75 (with learning)    | MHz      |
|           |                               | -     | 45 (without learning) |          |
| $T_{css}$ | Chip select output setup time | 2     | -                     | Clk(sck) |
| $T_{csh}$ | Chip select output hold time  | -1    | -                     | Clk(sck) |


### Hyperflash mode



**Figure 18. QuadSPI input timing (Hyperflash mode) diagram**

**Table 27. QuadSPI input timing (Hyperflash mode) specifications**

| Symbol     | Parameter                               | Value |     | Unit |
|------------|-----------------------------------------|-------|-----|------|
|            |                                         | Min   | Max |      |
| $T_{sMIN}$ | Setup time for incoming data            | 2     | -   | ns   |
| $T_{hMIN}$ | Hold time requirement for incoming data | 2     | -   | ns   |



**Figure 19. QuadSPI output timing (Hyperflash mode) diagram**

**Table 28. QuadSPI output timing (Hyperflash mode) specifications**

| Symbol                | Parameter          | Value     |           | Unit |
|-----------------------|--------------------|-----------|-----------|------|
|                       |                    | Min       | Max       |      |
| Tdv <sub>MAX</sub>    | Output Data Valid  | -         | 4.3       | ns   |
| Tho                   | Output Data Hold   | 1.3       | -         | ns   |
| Tclk <sub>SKMAX</sub> | Ck to Ck2 skew max | -         | T/4 + 0.5 | ns   |
| Tclk <sub>SKMIN</sub> | Ck to Ck2 skew min | T/4 - 0.5 | -         | ns   |

### NOTE

Maximum clock frequency = 75 MHz.

## 3.3.2 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 3.3.2.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 29. NVM program/erase timing specifications**

| Symbol                          | Description                        | Min. | Typ. | Max. | Unit | Notes |
|---------------------------------|------------------------------------|------|------|------|------|-------|
| t <sub>hvp<sub>pgm</sub>4</sub> | Longword Program high-voltage time | —    | 7.5  | 18   | μs   | —     |

*Table continues on the next page...*

**Table 29. NVM program/erase timing specifications (continued)**

| Symbol         | Description                    | Min. | Typ. | Max. | Unit | Notes |
|----------------|--------------------------------|------|------|------|------|-------|
| $t_{hversscr}$ | Sector Erase high-voltage time | —    | 13   | 113  | ms   | 1     |
| $t_{hversall}$ | Erase All high-voltage time    | —    | 208  | 1808 | ms   | 1     |

1. Maximum time based on expectations at cycling end-of-life.

### 3.3.2.2 Flash timing specifications — commands

**Table 30. Flash command timing specifications**

| Symbol         | Description                                   | Min. | Typ. | Max. | Unit | Notes |
|----------------|-----------------------------------------------|------|------|------|------|-------|
| $t_{rd1sec4k}$ | Read 1s Section execution time (flash sector) | —    | —    | 60   | μs   | 1     |
| $t_{pgmchk}$   | Program Check execution time                  | —    | —    | 45   | μs   | 1     |
| $t_{rdsrc}$    | Read Resource execution time                  | —    | —    | 30   | μs   | 1     |
| $t_{pgm4}$     | Program Longword execution time               | —    | 65   | 145  | μs   | —     |
| $t_{ersscr}$   | Erase Flash Sector execution time             | —    | 14   | 114  | ms   | 2     |
| $t_{rd1all}$   | Read 1s All Blocks execution time             | —    | —    | 0.9  | ms   | 1     |
| $t_{rdonce}$   | Read Once execution time                      | —    | —    | 30   | μs   | 1     |
| $t_{pgmonce}$  | Program Once execution time                   | —    | 100  | —    | μs   | —     |
| $t_{ersall}$   | Erase All Blocks execution time               | —    | 280  | 2100 | ms   | 2     |
| $t_{vfykey}$   | Verify Backdoor Access Key execution time     | —    | —    | 30   | μs   | 1     |

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.3.2.3 Flash high voltage current behaviors

**Table 31. Flash high voltage current behaviors**

| Symbol        | Description                                                           | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------------------------------------------|------|------|------|------|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |

### 3.3.2.4 Reliability specifications

**Table 32. NVM reliability specifications**

| Symbol          | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit  | Notes |
|-----------------|----------------------------------------|------|-------------------|------|-------|-------|
| Program Flash   |                                        |      |                   |      |       |       |
| $t_{nmretp10k}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years | —     |

Table continues on the next page...



**Table 32. NVM reliability specifications (continued)**

| Symbol          | Description                           | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|-----------------|---------------------------------------|------|-------------------|------|--------|-------|
| $t_{nvmretp1k}$ | Data retention after up to 1 K cycles | 20   | 100               | —    | years  | —     |
| $n_{nvmcycp}$   | Cycling endurance                     | 10 K | 50 K              | —    | cycles | 2     |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40\text{ °C} \leq T_j \leq \text{°C}$ .

### 3.3.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

**Table 33. Flexbus limited voltage range switching specifications**

| Num | Description                             | Min.     | Max.   | Unit | Notes |
|-----|-----------------------------------------|----------|--------|------|-------|
|     | Operating voltage                       | 2.7      | 3.6    | V    |       |
|     | Frequency of operation                  | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                            | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid | —        | 11.8   | ns   |       |
| FB3 | Address, data, and control output hold  | 1.0      | —      | ns   | 1     |
| FB4 | Data and FB_TA input setup              | 6        | —      | ns   |       |
| FB5 | Data and FB_TA input hold               | 0.0      | —      | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWE $\bar{n}$ , FB\_CS $\bar{n}$ , FB\_OE, FB\_R/W, FB\_TBST, FB\_TSI[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

**Table 34. Flexbus full voltage range switching specifications**


| Num | Description                             | Min.     | Max.   | Unit | Notes |
|-----|-----------------------------------------|----------|--------|------|-------|
|     | Operating voltage                       | 1.71     | 3.6    | V    |       |
|     | Frequency of operation                  | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                            | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid | —        | 12.6   | ns   |       |

Table continues on the next page...

**Table 34. Flexbus full voltage range switching specifications (continued)**

| Num | Description                                     | Min. | Max. | Unit | Notes |
|-----|-------------------------------------------------|------|------|------|-------|
| FB3 | Address, data, and control output hold          | 1.0  | —    | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 12.5 | —    | ns   |       |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0    | —    | ns   | 2     |

1. Specification is valid for all  $\text{FB\_AD}[31:0]$ ,  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ ,  $\text{FB\_R/W}$ ,  $\overline{\text{FB\_TBST}}$ ,  $\text{FB\_TSIZ}[1:0]$ ,  $\text{FB\_ALE}$ , and  $\overline{\text{FB\_TS}}$ .
2. Specification is valid for all  $\text{FB\_AD}[31:0]$  and  $\overline{\text{FB\_TA}}$ .



**Figure 20. FlexBus read timing diagram**





Figure 21. FlexBus write timing diagram

### 3.3.4 SDRAM controller specifications

Following figure shows SDRAM read cycle.



**Figure 22. SDRAM read timing diagram**

**Table 35. SDRAM Timing (Full voltage range)**

| NUM             | Characteristic <sup>1</sup>          | Symbol       | Min    | Max  | Unit              |
|-----------------|--------------------------------------|--------------|--------|------|-------------------|
|                 | Operating voltage                    | 1.71         | 3.6    | V    |                   |
|                 | Frequency of operation               | —            | CLKOUT | MHz  |                   |
| D0              | Clock period                         | 1/CLKOUT     | —      | ns   | <a href="#">2</a> |
| D1              | CLKOUT high to SDRAM address valid   | $t_{CHDAV}$  | -      | 11.2 | ns                |
| D2              | CLKOUT high to SDRAM control valid   | $t_{CHDCV}$  |        | 11.1 | ns                |
| D3              | CLKOUT high to SDRAM address invalid | $t_{CHDAI}$  | 1.0    | -    | ns                |
| D4              | CLKOUT high to SDRAM control invalid | $t_{CHDCI}$  | 1.0    | -    | ns                |
| D5              | SDRAM data valid to CLKOUT high      | $t_{DDVCH}$  | 12.0   | -    | ns                |
| D6              | CLKOUT high to SDRAM data invalid    | $t_{CHDDI}$  | 1.0    | -    | ns                |
| D7 <sup>3</sup> | CLKOUT high to SDRAM data valid      | $t_{CHDDVW}$ | -      | 12.0 | ns                |
| D8 <sup>3</sup> | CLKOUT high to SDRAM data invalid    | $t_{CHDDIW}$ | 1.0    | -    | ns                |

1. All timing specifications are based on taking into account, a 25pF load on the SDRAM output pins.

2. CLKOUT is same as FB\_CLK, maximum frequency can be 75 MHz

3. D7 and D8 are for write cycles only.

**Table 36. SDRAM Timing (Limited voltage range)**


| NUM             | Characteristic <sup>1</sup>          | Symbol       | Min    | Max  | Unit         |
|-----------------|--------------------------------------|--------------|--------|------|--------------|
|                 | Operating voltage                    | 2.7          | 3.6    | V    |              |
|                 | Frequency of operation               | —            | CLKOUT | MHz  |              |
| D0              | Clock period                         | 1/CLKOUT     | —      | ns   | <sup>2</sup> |
| D1              | CLKOUT high to SDRAM address valid   | $t_{CHDAV}$  | -      | 11.1 | ns           |
| D2              | CLKOUT high to SDRAM control valid   | $t_{CHDCV}$  |        | 11.1 | ns           |
| D3              | CLKOUT high to SDRAM address invalid | $t_{CHDAI}$  | 1.0    | -    | ns           |
| D4              | CLKOUT high to SDRAM control invalid | $t_{CHDCI}$  | 1.0    | -    | ns           |
| D5              | SDRAM data valid to CLKOUT high      | $t_{DDVCH}$  | 7.3    | -    | ns           |
| D6              | CLKOUT high to SDRAM data invalid    | $t_{CHDDI}$  | 1.0    | -    | ns           |
| D7 <sup>3</sup> | CLKOUT high to SDRAM data valid      | $t_{CHDDVW}$ | -      | 11.1 | ns           |
| D8 <sup>3</sup> | CLKOUT high to SDRAM data invalid    | $t_{CHDDIW}$ | 1.0    | -    | ns           |

1. All timing specifications are based on taking into account, a 25pF load on the SDRAM output pins.

2. CLKOUT is same as FB\_CLK, maximum frequency can be 75 MHz

3. D7 and D8 are for write cycles only.

Following figure shows an SDRAM write cycle.



**Figure 23. SDRAM write timing diagram**

## 3.4 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.5 Analog

### 3.5.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 37](#) and [Table 38](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.


All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 3.5.1.1 ADC operating conditions

Table 37. ADC operating conditions

| Symbol           | Description                         | Conditions                                                                                                     | Min.                     | Typ. <sup>1</sup> | Max.                                  | Unit       | Notes |
|------------------|-------------------------------------|----------------------------------------------------------------------------------------------------------------|--------------------------|-------------------|---------------------------------------|------------|-------|
| $V_{DDA}$        | Supply voltage                      | Absolute                                                                                                       | 1.71                     | —                 | 3.6                                   | V          |       |
| $\Delta V_{DDA}$ | Supply voltage                      | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )                                                                       | -100                     | 0                 | +100                                  | mV         | 2     |
| $\Delta V_{SSA}$ | Ground voltage                      | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )                                                                       | -100                     | 0                 | +100                                  | mV         | 2     |
| $V_{REFH}$       | ADC reference voltage high          |                                                                                                                | 1.13                     | $V_{DDA}$         | $V_{DDA}$                             | V          |       |
| $V_{REFL}$       | ADC reference voltage low           |                                                                                                                | $V_{SSA}$                | $V_{SSA}$         | $V_{SSA}$                             | V          |       |
| $V_{ADIN}$       | Input voltage                       | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>            | $V_{REFL}$<br>$V_{REFL}$ | —<br>—            | $31/32 \times V_{REFH}$<br>$V_{REFH}$ | V          |       |
| $C_{ADIN}$       | Input capacitance                   | <ul style="list-style-type: none"> <li>8-bit / 10-bit / 12-bit modes</li> </ul>                                | —                        | 4                 | 5                                     | pF         |       |
| $R_{ADIN}$       | Input series resistance             |                                                                                                                | —                        | 2                 | 5                                     | k $\Omega$ |       |
| $R_{AS}$         | Analog source resistance (external) | 13-bit / 12-bit modes<br>$f_{ADCK} < 4$ MHz                                                                    | —                        | —                 | 5                                     | k $\Omega$ | 3     |
| $f_{ADCK}$       | ADC conversion clock frequency      | $\leq$ 13-bit mode                                                                                             | 1.0                      | —                 | 18.0                                  | MHz        | 4     |
| $C_{rate}$       | ADC conversion rate                 | $\leq$ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000                   | —                 | 818.330                               | ksps       | 5     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).



### Figure 24. ADC input impedance equivalency diagram

### 3.5.1.2 ADC electrical characteristics

**Table 38. ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol               | Description                   | Conditions <sup>1</sup>                                 | Min.  | Typ. <sup>2</sup> | Max.         | Unit             | Notes                                     |
|----------------------|-------------------------------|---------------------------------------------------------|-------|-------------------|--------------|------------------|-------------------------------------------|
| I <sub>DDA_ADC</sub> | Supply current                |                                                         | 0.215 | —                 | 1.7          | mA               | 3                                         |
| f <sub>ADACK</sub>   | ADC asynchronous clock source | • ADLPC = 1, ADHSC = 0                                  | 1.2   | 2.4               | 3.9          | MHz              | t <sub>ADACK</sub> = 1/f <sub>ADACK</sub> |
|                      |                               | • ADLPC = 1, ADHSC = 1                                  | 2.4   | 4.0               | 6.1          | MHz              |                                           |
|                      |                               | • ADLPC = 0, ADHSC = 0                                  | 3.0   | 5.2               | 7.3          | MHz              |                                           |
|                      |                               | • ADLPC = 0, ADHSC = 1                                  | 4.4   | 6.2               | 9.5          | MHz              |                                           |
|                      | Sample Time                   | See Reference Manual chapter for sample times           |       |                   |              |                  |                                           |
| TUE                  | Total unadjusted error        | <div>• 12-bit modes</div> <div>• &lt;12-bit modes</div> | —     | ±4                | ±6.8         | LSB <sup>4</sup> | 5                                         |
| DNL                  | Differential non-linearity    | <div>• 12-bit modes</div> <div>• &lt;12-bit modes</div> | —     | ±0.7              | –1.1 to +1.9 | LSB <sup>4</sup> | 5                                         |
| INL                  | Integral non-linearity        | <div>• 12-bit modes</div>                               | —     | ±1.0              | –2.7 to +1.9 | LSB <sup>4</sup> | 5                                         |

*Table continues on the next page...*



**Table 38. ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description                 | Conditions <sup>1</sup>                                                                                                                                                                                   | Min.                         | Typ. <sup>2</sup>            | Max.             | Unit                         | Notes                                                                                    |
|--------------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|------------------|------------------------------|------------------------------------------------------------------------------------------|
|              |                             | <ul style="list-style-type: none"> <li>&lt;12-bit modes</li> </ul>                                                                                                                                        | —                            | ±0.5                         | −0.7 to +0.5     |                              |                                                                                          |
| $E_{FS}$     | Full-scale error            | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                                                                  | —                            | −4                           | −5.4             | LSB <sup>4</sup>             | $V_{ADIN} = V_{DDA}$ <sup>5</sup>                                                        |
| $E_Q$        | Quantization error          | <ul style="list-style-type: none"> <li>≤13-bit modes</li> </ul>                                                                                                                                           | —                            | —                            | ±0.5             | LSB <sup>4</sup>             |                                                                                          |
| $ENOB$       | Effective number of bits    | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul> | 12.8<br>11.9<br>12.2<br>11.4 | 14.5<br>13.8<br>13.9<br>13.1 | —<br>—<br>—<br>— | bits<br>bits<br>bits<br>bits | 6                                                                                        |
| $THD$        | Total harmonic distortion   | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul>                                   | —<br>—                       | −94<br>−85                   | —<br>—           | dB<br>dB                     | 7                                                                                        |
| $SFDR$       | Spurious free dynamic range | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul>                                   | 82<br>78                     | 95<br>90                     | —<br>—           | dB<br>dB                     | 7                                                                                        |
| $E_{IL}$     | Input leakage error         |                                                                                                                                                                                                           | $I_{in} \times R_{AS}$       |                              |                  | mV                           | $I_{in}$ = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope           | Across the full temperature range of the device                                                                                                                                                           | 1.55                         | 1.62                         | 1.69             | mV/°C                        | 8                                                                                        |
| $V_{TEMP25}$ | Temp sensor voltage         | 25 °C                                                                                                                                                                                                     | 706                          | 716                          | 726              | mV                           | 8                                                                                        |

- All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ .
- Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
- ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

8. ADC conversion clock < 3 MHz




Figure 25. Typical ENOB vs. ADC\_CLK for 16-bit differential mode

### 3.5.2 CMP and 6-bit DAC electrical specifications

Table 39. Comparator and 6-bit DAC electrical specifications


| Symbol      | Description                                         | Min.           | Typ. | Max.     | Unit    |
|-------------|-----------------------------------------------------|----------------|------|----------|---------|
| $V_{DD}$    | Supply voltage                                      | 1.71           | —    | 3.6      | V       |
| $I_{DDHS}$  | Supply current, High-speed mode (EN=1, PMODE=1)     | —              | —    | 200      | $\mu A$ |
| $I_{DDLs}$  | Supply current, low-speed mode (EN=1, PMODE=0)      | —              | —    | 20       | $\mu A$ |
| $V_{AIN}$   | Analog input voltage                                | $V_{SS} - 0.3$ | —    | $V_{DD}$ | V       |
| $V_{AIO}$   | Analog input offset voltage                         | —              | —    | 20       | mV      |
| $V_H$       | Analog comparator hysteresis <sup>1</sup>           |                |      |          |         |
|             | • CR0[HYSTCTR] = 00                                 | —              | 5    | —        | mV      |
|             | • CR0[HYSTCTR] = 01                                 | —              | 10   | —        | mV      |
|             | • CR0[HYSTCTR] = 10                                 | —              | 20   | —        | mV      |
|             | • CR0[HYSTCTR] = 11                                 | —              | 30   | —        | mV      |
| $V_{CMPOh}$ | Output high                                         | $V_{DD} - 0.5$ | —    | —        | V       |
| $V_{CMPOl}$ | Output low                                          | —              | —    | 0.5      | V       |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN=1, PMODE=1)  | 20             | 50   | 200      | ns      |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN=1, PMODE=0)   | 80             | 250  | 600      | ns      |
|             | Analog comparator initialization delay <sup>2</sup> | —              | —    | 40       | $\mu s$ |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                   | —              | 7    | —        | $\mu A$ |

Table continues on the next page...

**Table 39. Comparator and 6-bit DAC electrical specifications (continued)**

| Symbol | Description                          | Min. | Typ. | Max. | Unit             |
|--------|--------------------------------------|------|------|------|------------------|
| INL    | 6-bit DAC integral non-linearity     | −0.5 | —    | 0.5  | LSB <sup>3</sup> |
| DNL    | 6-bit DAC differential non-linearity | −0.3 | —    | 0.3  | LSB              |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$


**Figure 26. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V,  $P_{MODE} = 0$ )**




Figure 27. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.5.3 12-bit DAC electrical characteristics

#### 3.5.3.1 12-bit DAC operating requirements

Table 40. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          |      | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

### 3.5.3.2 12-bit DAC operating behaviors


Table 41. 12-bit DAC operating behaviors

| Symbol           | Description                                                                                                                                                                       | Min.             | Typ.        | Max.       | Unit       | Notes |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------|------------|------------|-------|
| $I_{DDA\_DACLP}$ | Supply current — low-power mode                                                                                                                                                   | —                | —           | 150        | $\mu A$    |       |
| $I_{DDA\_DACHP}$ | Supply current — high-speed mode                                                                                                                                                  | —                | —           | 700        | $\mu A$    |       |
| $t_{DACLP}$      | Full-scale settling time (0x080 to 0xF7F) — low-power mode                                                                                                                        | —                | 100         | 200        | $\mu s$    | 1     |
| $t_{DACHP}$      | Full-scale settling time (0x080 to 0xF7F) — high-power mode                                                                                                                       | —                | 15          | 30         | $\mu s$    | 1     |
| $t_{CCDACLP}$    | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode                                                                                                  | —                | 0.7         | 1          | $\mu s$    | 1     |
| $V_{dacoutl}$    | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000                                                                                                         | —                | —           | 100        | mV         |       |
| $V_{dacouth}$    | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF                                                                                                       | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV         |       |
| INL              | Integral non-linearity error — high speed mode                                                                                                                                    | —                | —           | $\pm 8$    | LSB        | 2     |
| DNL              | Differential non-linearity error — $V_{DACR} > 2 V$                                                                                                                               | —                | —           | $\pm 1$    | LSB        | 3     |
| DNL              | Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$                                                                                                                      | —                | —           | $\pm 1$    | LSB        | 4     |
| $V_{OFFSET}$     | Offset error                                                                                                                                                                      | —                | $\pm 0.4$   | $\pm 0.8$  | %FSR       | 5     |
| $E_G$            | Gain error                                                                                                                                                                        | —                | $\pm 0.1$   | $\pm 0.6$  | %FSR       | 5     |
| PSRR             | Power supply rejection ratio, $V_{DDA} \geq 2.4 V$                                                                                                                                | 60               | —           | 90         | dB         |       |
| $T_{CO}$         | Temperature coefficient offset voltage                                                                                                                                            | —                | 3.7         | —          | $\mu V/C$  | 6     |
| $T_{GE}$         | Temperature coefficient gain error                                                                                                                                                | —                | 0.000421    | —          | %FSR/C     |       |
| $A_C$            | Offset aging coefficient                                                                                                                                                          | —                | —           | 100        | $\mu V/yr$ |       |
| $R_{op}$         | Output resistance (load = 3 k $\Omega$ )                                                                                                                                          | —                | —           | 250        | $\Omega$   |       |
| SR               | Slew rate -80h $\rightarrow$ F7Fh $\rightarrow$ 80h <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul> | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/ $\mu s$ |       |
| CT               | Channel to channel cross talk                                                                                                                                                     | —                | —           | -80        | dB         |       |
| BW               | 3dB bandwidth <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul>                                       | 550<br>40        | —<br>—      | —<br>—     | kHz        |       |

- Settling within  $\pm 1$  LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4 V$
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV

### Peripheral operating requirements and behaviors

6.  $V_{DDA} = 3.0\text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



**Figure 28. Typical INL error vs. digital code**




Figure 29. Offset at half scale vs. temperature

### 3.5.4 Voltage reference electrical specifications

Table 42. VREF full-range operating requirements

| Symbol           | Description             | Min.                                      | Max. | Unit | Notes |
|------------------|-------------------------|-------------------------------------------|------|------|-------|
| V <sub>DDA</sub> | Supply voltage          |                                           | 3.6  | V    |       |
| T <sub>A</sub>   | Temperature             | Operating temperature range of the device |      | °C   |       |
| C <sub>L</sub>   | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.

**Table 43. VREF full-range operating behaviors**

| Symbol                  | Description                                                                         | Min.   | Typ.  | Max.   | Unit    | Notes |
|-------------------------|-------------------------------------------------------------------------------------|--------|-------|--------|---------|-------|
| $V_{out}$               | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C | 1.1915 | 1.195 | 1.1977 | V       | 1     |
| $V_{out}$               | Voltage reference output — factory trim                                             | 1.1584 | —     | 1.2376 | V       | 1     |
| $V_{out}$               | Voltage reference output — user trim                                                | 1.193  | —     | 1.197  | V       | 1     |
| $V_{step}$              | Voltage reference trim step                                                         | —      | 0.5   | —      | mV      | 1     |
| $V_{tdrift}$            | Temperature drift ( $V_{max} - V_{min}$ across the full temperature range)          | —      | —     | 80     | mV      | 1     |
| $I_{bg}$                | Bandgap only current                                                                | —      | —     | 80     | $\mu A$ | 1     |
| $I_{lp}$                | Low-power buffer current                                                            | —      | —     | 360    | $\mu A$ | 1     |
| $I_{hp}$                | High-power buffer current                                                           | —      | —     | 1      | mA      | 1     |
| $\Delta V_{LOAD}$       | Load regulation<br>• current = $\pm 1.0$ mA                                         | —      | 200   | —      | $\mu V$ | 1, 2  |
| $T_{stup}$              | Buffer startup time                                                                 | —      | —     | 100    | $\mu s$ |       |
| $T_{chop\_osc\_st\ up}$ | Internal bandgap start-up delay with chop oscillator enabled                        | —      | —     | 35     | ms      | —     |
| $V_{vdift}$             | Voltage drift ( $V_{max} - V_{min}$ across the full voltage range)                  | —      | 2     | —      | mV      | 1     |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 44. VREF limited-range operating requirements**

| Symbol | Description | Min. | Max. | Unit        | Notes |
|--------|-------------|------|------|-------------|-------|
| $T_A$  | Temperature | 0    | 50   | $^{\circ}C$ |       |

**Table 45. VREF limited-range operating behaviors**

| Symbol    | Description                                | Min.  | Max.  | Unit | Notes |
|-----------|--------------------------------------------|-------|-------|------|-------|
| $V_{out}$ | Voltage reference output with factory trim | 1.173 | 1.225 | V    |       |

## 3.6 Timers

See [General switching specifications](#).

## 3.7 Communication interfaces




### 3.7.1 EMV SIM specifications

Each EMV SIM module interface consists of a total of five pins.

The interface is designed to be used with synchronous Smart cards, meaning the EMV SIM module provides the clock used by the Smart card. The clock frequency is typically 372 times the Tx/Rx data rate; however, the EMV SIM module can also work with CLK frequencies of 16 times the Tx/Rx data rate.

There is no timing relationship between the clock and the data. The clock that the EMV SIM module provides to the Smart card is used by the Smart card to recover the clock from the data in the same manner as standard UART data exchanges. All five signals of the EMV SIM module are asynchronous with each other.

There are no required timing relationships between signals in normal mode. The smart card is initiated by the interface device; the Smart card responds with Answer to Reset. Although the EMV SIM interface has no defined requirements, the ISO/IEC 7816 defines reset and power-down sequences (for detailed information see ISO/IEC 7816).



**Figure 30. EMV SIM Clock Timing Diagram**

The following table defines the general timing requirements for the EMV SIM interface.

**Table 46. Timing Specifications, High Drive Strength**

| ID   | Parameter                                                    | Symbol            | Min | Max                               | Unit |
|------|--------------------------------------------------------------|-------------------|-----|-----------------------------------|------|
| SI 1 | EMV SIM clock frequency (EMVSIMn_CLK) <sup>1</sup>           | S <sub>freq</sub> | 1   | 5                                 | MHz  |
| SI 2 | EMV SIM clock rise time (EMVSIMn_CLK) <sup>2</sup>           | S <sub>rise</sub> | —   | $0.09 \times (1/S_{\text{freq}})$ | ns   |
| SI 3 | EMV SIM clock fall time (EMVSIMn_CLK) <sup>2</sup>           | S <sub>fall</sub> | —   | $0.09 \times (1/S_{\text{freq}})$ | ns   |
| SI 4 | EMV SIM input transition time (EMVSIMn_IO, EMVSIMn_PD)       | S <sub>tran</sub> | 20  | 25                                | ns   |
| SI 5 | EMV SIM I/O rise time / fall time (EMVSIMn_IO) <sup>3</sup>  | Tr/Tf             | —   | 1                                 | ns   |
| SI 6 | EMV SIM RST rise time / fall time (EMVSIMn_RST) <sup>4</sup> | Tr/Tf             | —   | 1                                 | ns   |

1. 50% duty cycle clock,

2. With C = 50 pF

3. With C<sub>in</sub> = 30 pF, C<sub>out</sub> = 30 pF,

4. With C<sub>in</sub> = 30 pF,


### 3.7.1.1 EMV SIM Reset Sequences

Smart cards may have internal reset, or active low reset. The following subset describes the reset sequences in these two cases.

#### 3.7.1.1.1 Smart Cards with Internal Reset

Following figure shows the reset sequence for Smart cards with internal reset. The reset sequence comprises the following steps:

- After power-up, the clock signal is enabled on EMVSIMn\_CLK (time T<sub>0</sub>)
- After 200 clock cycles, EMVSIMn\_IO must be asserted.
- The card must send a response on EMVSIMn\_IO acknowledging the reset between 400–40000 clock cycles after T<sub>0</sub>.



**Figure 31. Internal Reset Card Reset Sequence**

The following table defines the general timing requirements for the SIM interface.


**Table 47. Timing Specifications, Internal Reset Card Reset Sequence**

| Ref | Min | Max    | Units                    |
|-----|-----|--------|--------------------------|
| 1   | —   | 200    | EMVSiMx_CLK clock cycles |
| 2   | 400 | 40,000 | EMVSiMx_CLK clock cycles |

### 3.7.1.1.2 Smart Cards with Active Low Reset

Following figure shows the reset sequence for Smart cards with active low reset. The reset sequence comprises the following steps::

- After power-up, the clock signal is enabled on EMVSiMn\_CLK (time T0)
- After 200 clock cycles, EMVSiMn\_IO must be asserted.
- EMVSiMn\_RST must remain low for at least 40,000 clock cycles after T0 (no response is to be received on RX during those 40,000 clock cycles)
- EMVSiMn\_RST is asserted (at time T1)
- EMVSiMn\_RST must remain asserted for at least 40,000 clock cycles after T1, and a response must be received on EMVSiMn\_IO between 400 and 40,000 clock cycles after T1.



**Figure 32. Active-Low-Reset Smart Card Reset Sequence**

The following table defines the general timing requirements for the EMVSiM interface..

**Table 48. Timing Specifications, Internal Reset Card Reset Sequence**


| Ref No | Min    | Max    | Units                    |
|--------|--------|--------|--------------------------|
| 1      | —      | 200    | EMVSiMx_CLK clock cycles |
| 2      | 400    | 40,000 | EMVSiMx_CLK clock cycles |
| 3      | 40,000 | —      | EMVSiMx_CLK clock cycles |

### 3.7.1.2 EMVSiM Power-Down Sequence

Following figure shows the EMV SiM interface power-down AC timing diagram. [Table 49](#) table shows the timing requirements for parameters (SI7–SI10) shown in the figure. The power-down sequence for the EMV SiM interface is as follows:

- EMVSiMn\_SIMPD port detects the removal of the Smart Card
- EMVSiMn\_RST is negated
- EMVSiMn\_CLK is negated
- EMVSiM\_IO is negated
- EMVSiMx\_VCCENy is negated

Each of the above steps requires one Frtcclk period (usually 32 kHz and selected by SIM\_SOPT1[OSC32KSEL]). Power-down may be initiated by a Smart card removal detection; or it may be launched by the processor.



**Figure 33. Smart Card Interface Power Down AC Timing**

**Table 49. Timing Requirements for Power-down Sequence**

| Ref No | Parameter                               | Symbol        | Min                          | Max                        | Units   |
|--------|-----------------------------------------|---------------|------------------------------|----------------------------|---------|
| SI7    | EMVSiM reset to SiM clock stop          | $S_{rst2clk}$ | $0.9 \times 1 / F_{rtclk}^1$ | $1.1 \times 1 / F_{rtclk}$ | $\mu s$ |
| SI8    | EMVSiM reset to SiM Tx data low         | $S_{rst2dat}$ | $1.8 \times 1 / F_{rtclk}$   | $2.2 \times 1 / F_{rtclk}$ | $\mu s$ |
| SI9    | EMVSiM reset to SiM voltage enable low  | $S_{rst2ven}$ | $2.7 \times 1 / F_{rtclk}$   | $3.3 \times 1 / F_{rtclk}$ | $\mu s$ |
| SI10   | EMVSiM presence detect to SiM reset low | $S_{pd2rst}$  | $0.9 \times 1 / F_{rtclk}$   | $1.1 \times 1 / F_{rtclk}$ | $\mu s$ |

1.  $F_{rtclk}$  is ERCLK32K, and this clock must be enabled during the power down sequence.

### NOTE

Same timing is also followed when auto power down is initiated. See Reference Manual for reference.

### 3.7.2 USB VREG electrical specifications

**Table 50. USB VREG electrical specifications**

| Symbol                | Description                                                                                                                                                                | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------------------|------|------|-------|
| VREGIN                | Input supply voltage                                                                                                                                                       | 2.7  | —                 | 5.5  | V    |       |
| I <sub>DDon</sub>     | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V                                                                                       | —    | 125               | 186  | μA   |       |
| I <sub>DDstby</sub>   | Quiescent current — Standby mode, load current equal zero                                                                                                                  | —    | 1.1               | 10   | μA   |       |
| I <sub>DDoff</sub>    | Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>VREGIN = 5.0 V and temperature=25 °C</li> <li>Across operating voltage and temperature</li> </ul> | —    | 650               | —    | nA   |       |
|                       |                                                                                                                                                                            | —    | —                 | 4    | μA   |       |
| I <sub>LOADrun</sub>  | Maximum load current — Run mode                                                                                                                                            | —    | —                 | 120  | mA   |       |
| I <sub>LOADstby</sub> | Maximum load current — Standby mode                                                                                                                                        | —    | —                 | 1    | mA   |       |
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> <li>Run mode</li> <li>Standby mode</li> </ul>                                  | 3    | 3.3               | 3.6  | V    |       |
|                       |                                                                                                                                                                            | 2.1  | 2.8               | 3.6  | V    |       |
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode                                                                                                | 2.1  | —                 | 3.6  | V    | 2     |
| C <sub>OUT</sub>      | External output capacitor                                                                                                                                                  | 1.76 | 2.2               | 8.16 | μF   |       |
| ESR                   | External output capacitor equivalent series resistance                                                                                                                     | 1    | —                 | 100  | mΩ   |       |
| I <sub>LIM</sub>      | Short circuit current                                                                                                                                                      | —    | 290               | —    | mA   |       |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

### 3.7.3 USB DCD electrical specifications

**Table 51. USB DCD electrical specifications**

| Symbol                                         | Description                                        | Min.  | Typ. | Max. | Unit |
|------------------------------------------------|----------------------------------------------------|-------|------|------|------|
| V <sub>DP_SRC</sub> ,<br>V <sub>DM_SRC</sub>   | USB_DP and USB_DM source voltages (up to 250 μA)   | 0.5   | —    | 0.7  | V    |
| V <sub>LGC</sub>                               | Threshold voltage for logic high                   | 0.8   | —    | 2.0  | V    |
| I <sub>DP_SRC</sub>                            | USB_DP source current                              | 7     | 10   | 13   | μA   |
| I <sub>DM_SINK</sub> ,<br>I <sub>DP_SINK</sub> | USB_DM and USB_DP sink currents                    | 50    | 100  | 150  | μA   |
| R <sub>DM_DWN</sub>                            | D- pulldown resistance for data pin contact detect | 14.25 | —    | 24.8 | kΩ   |
| V <sub>DAT_REF</sub>                           | Data detect voltage                                | 0.25  | 0.33 | 0.4  | V    |


### 3.7.4 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 52. Master mode DSPI timing (limited voltage range)**

| Num | Description                         | Min.                            | Max.                     | Unit | Notes |
|-----|-------------------------------------|---------------------------------|--------------------------|------|-------|
|     | Operating voltage                   | 2.7                             | 3.6                      | V    |       |
|     | Frequency of operation              | —                               | 30                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time          | $2 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time       | $(t_{\text{SCK}}/2) - 2$        | $(t_{\text{SCK}}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                               | 15.0                     | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | 1.0                             | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 15.8                            | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                               | —                        | ns   |       |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




**Figure 34. DSPI classic SPI timing — master mode**

**Table 53. Slave mode DSPI timing (limited voltage range)**

| Num  | Description                              | Min.               | Max.              | Unit |
|------|------------------------------------------|--------------------|-------------------|------|
|      | Operating voltage                        | 2.7                | 3.6               | V    |
|      | Frequency of operation                   |                    | 15 <sup>1</sup>   | MHz  |
| DS9  | DSPI_SCK input cycle time                | $4 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{SCK}/2) - 2$  | $(t_{SCK}/2) + 2$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                  | 23.0              | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2.7                | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7.0                | —                 | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                  | 13                | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                  | 13                | ns   |

1. The maximum operating frequency is measured with non-continuous CS and SCK. When DSPI is configured with continuous CS and SCK, there is a constraint that SPI clock should not be greater than 1/6 of bus clock, for example, when bus clock is 60MHz, SPI clock should not be greater than 10MHz.



**Figure 35. DSPI classic SPI timing — slave mode**




### 3.7.5 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 54. Master mode DSPI timing (full voltage range)**

| Num | Description                         | Min.                            | Max.                     | Unit | Notes |
|-----|-------------------------------------|---------------------------------|--------------------------|------|-------|
|     | Operating voltage                   | 1.71                            | 3.6                      | V    | 1     |
|     | Frequency of operation              | —                               | 15                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time          | $4 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time       | $(t_{\text{SCK}}/2) - 4$        | $(t_{\text{SCK}}/2) + 4$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                               | 16                       | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | 1.0                             | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 19.1                            | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                               | —                        | ns   |       |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 36. DSPI classic SPI timing — master mode**


**Table 55. Slave mode DSPI timing (full voltage range)**

| Num | Description       | Min. | Max. | Unit |
|-----|-------------------|------|------|------|
|     | Operating voltage | 1.71 | 3.6  | V    |

Table continues on the next page...

**Table 55. Slave mode DSPI timing (full voltage range) (continued)**

| Num  | Description                                                   | Min.                      | Max.                      | Unit |
|------|---------------------------------------------------------------|---------------------------|---------------------------|------|
|      | Frequency of operation                                        | —                         | 7.5                       | MHz  |
| DS9  | DSPI_SCK input cycle time                                     | 8 x t <sub>BUS</sub>      | —                         | ns   |
| DS10 | DSPI_SCK input high/low time                                  | (t <sub>SCK/2</sub> ) - 4 | (t <sub>SCK/2</sub> ) + 4 | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                                   | —                         | 23.1                      | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                                 | 0                         | —                         | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                              | 2.6                       | —                         | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                               | 7.0                       | —                         | ns   |
| DS15 | $\overline{\text{DSPI\_SS}}$ active to DSPI_SOUT driven       | —                         | 13.0                      | ns   |
| DS16 | $\overline{\text{DSPI\_SS}}$ inactive to DSPI_SOUT not driven | —                         | 13.0                      | ns   |



**Figure 37. DSPI classic SPI timing — slave mode**

### 3.7.6 I<sup>2</sup>C switching specifications

See [General switching specifications](#).

### 3.7.7 UART switching specifications

See [General switching specifications](#).

### 3.7.8 LPUART switching specifications

See [General switching specifications](#).

### 3.7.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

**Table 56. SDHC full voltage range switching specifications**

| Num                                                                         | Symbol           | Description                                     | Min. | Max.  | Unit |
|-----------------------------------------------------------------------------|------------------|-------------------------------------------------|------|-------|------|
|                                                                             |                  | Operating voltage                               | 1.71 | 3.6   | V    |
| <b>Card input clock</b>                                                     |                  |                                                 |      |       |      |
| SD1                                                                         | fpp              | Clock frequency (low speed)                     | 0    | 400   | kHz  |
|                                                                             | fpp              | Clock frequency (SD\SDIO full speed\high speed) | 0    | 25/45 | MHz  |
|                                                                             | fpp              | Clock frequency (MMC full speed\high speed)     | 0    | 25/45 | MHz  |
|                                                                             | f <sub>OD</sub>  | Clock frequency (identification mode)           | 0    | 400   | kHz  |
| SD2                                                                         | t <sub>WL</sub>  | Clock low time                                  | 7    | —     | ns   |
| SD3                                                                         | t <sub>WH</sub>  | Clock high time                                 | 7    | —     | ns   |
| SD4                                                                         | t <sub>TLH</sub> | Clock rise time                                 | —    | 3     | ns   |
| SD5                                                                         | t <sub>THL</sub> | Clock fall time                                 | —    | 3     | ns   |
| <b>SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b> |                  |                                                 |      |       |      |
| SD6                                                                         | t <sub>OD</sub>  | SDHC output delay (output valid)                | 0    | 8.1   | ns   |
| <b>SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>  |                  |                                                 |      |       |      |
| SD7                                                                         | t <sub>ISU</sub> | SDHC input setup time                           | 5    | —     | ns   |
| SD8                                                                         | t <sub>IH</sub>  | SDHC input hold time                            | 0    | —     | ns   |


**Table 57. SDHC limited voltage range switching specifications**

| Num                                                                         | Symbol           | Description                                     | Min. | Max.  | Unit |
|-----------------------------------------------------------------------------|------------------|-------------------------------------------------|------|-------|------|
|                                                                             |                  | Operating voltage                               | 2.7  | 3.6   | V    |
| <b>Card input clock</b>                                                     |                  |                                                 |      |       |      |
| SD1                                                                         | fpp              | Clock frequency (low speed)                     | 0    | 400   | kHz  |
|                                                                             | fpp              | Clock frequency (SD\SDIO full speed\high speed) | 0    | 25\50 | MHz  |
|                                                                             | fpp              | Clock frequency (MMC full speed\high speed)     | 0    | 20\50 | MHz  |
|                                                                             | f <sub>OD</sub>  | Clock frequency (identification mode)           | 0    | 400   | kHz  |
| SD2                                                                         | t <sub>WL</sub>  | Clock low time                                  | 7    | —     | ns   |
| SD3                                                                         | t <sub>WH</sub>  | Clock high time                                 | 7    | —     | ns   |
| SD4                                                                         | t <sub>TLH</sub> | Clock rise time                                 | —    | 3     | ns   |
| SD5                                                                         | t <sub>THL</sub> | Clock fall time                                 | —    | 3     | ns   |
| <b>SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b> |                  |                                                 |      |       |      |
| SD6                                                                         | t <sub>OD</sub>  | SDHC output delay (output valid)                | 0    | 7     | ns   |
| <b>SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>  |                  |                                                 |      |       |      |

Table continues on the next page...

**Table 57. SDHC limited voltage range switching specifications (continued)**

| Num | Symbol    | Description           | Min. | Max. | Unit |
|-----|-----------|-----------------------|------|------|------|
| SD7 | $t_{ISU}$ | SDHC input setup time | 5    | —    | ns   |
| SD8 | $t_{IH}$  | SDHC input hold time  | 0    | —    | ns   |



**Figure 38. SDHC timing**

### 3.7.10 I<sup>2</sup>S switching specifications

This section provides the AC timings for the I<sup>2</sup>S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S\_BCLK) and/or the frame sync (I2S\_FS) shown in the figures below.


**Table 58. I2S master mode timing (limited voltage range)**

| Num | Description                       | Min. | Max. | Unit        |
|-----|-----------------------------------|------|------|-------------|
|     | Operating voltage                 | 2.7  | 3.6  | V           |
| S1  | I2S_MCLK cycle time               | 40   | —    | ns          |
| S2  | I2S_MCLK pulse width high/low     | 45%  | 55%  | MCLK period |
| S3  | I2S_BCLK cycle time               | 80   | —    | ns          |
| S4  | I2S_BCLK pulse width high/low     | 45%  | 55%  | BCLK period |
| S5  | I2S_BCLK to I2S_FS output valid   | —    | 15   | ns          |
| S6  | I2S_BCLK to I2S_FS output invalid | 0    | —    | ns          |

Table continues on the next page...


**Table 58. I2S master mode timing (limited voltage range) (continued)**

| Num | Description                                | Min. | Max. | Unit |
|-----|--------------------------------------------|------|------|------|
| S7  | I2S_BCLK to I2S_TXD valid                  | —    | 15   | ns   |
| S8  | I2S_BCLK to I2S_TXD invalid                | 0    | —    | ns   |
| S9  | I2S_RXD/I2S_FS input setup before I2S_BCLK | 15   | —    | ns   |
| S10 | I2S_RXD/I2S_FS input hold after I2S_BCLK   | 0    | —    | ns   |


**Figure 39. I²S timing — master mode**
**Table 59. I2S slave mode timing (limited voltage range)**

| Num | Description                                                    | Min. | Max. | Unit        |
|-----|----------------------------------------------------------------|------|------|-------------|
|     | Operating voltage                                              | 2.7  | 3.6  | V           |
| S11 | I2S_BCLK cycle time (input)                                    | 80   | —    | ns          |
| S12 | I2S_BCLK pulse width high/low (input)                          | 45%  | 55%  | MCLK period |
| S13 | I2S_FS input setup before I2S_BCLK                             | 4.5  | —    | ns          |
| S14 | I2S_FS input hold after I2S_BCLK                               | 2    | —    | ns          |
| S15 | I2S_BCLK to I2S_TXD/I2S_FS output valid                        | —    | 20   | ns          |
| S16 | I2S_BCLK to I2S_TXD/I2S_FS output invalid                      | 0    | —    | ns          |
| S17 | I2S_RXD setup before I2S_BCLK                                  | 4.5  | —    | ns          |
| S18 | I2S_RXD hold after I2S_BCLK                                    | 2    | —    | ns          |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> |      | 25   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




**Figure 40. I2S timing — slave modes**

## 3.7.10.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

**Table 60. I2S/SAI master mode timing**

| Num. | Characteristic                                                | Min. | Max. | Unit        |
|------|---------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                             | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                                           | 40   | —    | ns          |
| S2   | I2S_MCLK (as an input) pulse width high/low                   | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                   | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                  | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                  | —    | 15   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK              | 15   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                | 0    | —    | ns          |




**Figure 41. I2S/SAI timing — master modes**

**Table 61. I2S/SAI slave mode timing**

| Num. | Characteristic                                                 | Min. | Max. | Unit        |
|------|----------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                              | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 4.5  | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 23.1 | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 4.5  | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 25   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



**Figure 42. I2S/SAI timing — slave modes**


## 3.7.10.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

**Table 62. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                                               | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 45   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |





**Figure 43. I2S/SAI timing — master modes**

**Table 63. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                                                 | Min. | Max. | Unit        |
|------|----------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                              | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 5    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 56.5 | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 5    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 44. I2S/SAI timing — slave modes

### 3.8 Human-machine interfaces (HMI)

#### 3.8.1 TSI electrical specifications

Table 64. TSI electrical specifications

| Symbol    | Description                                                                        | Min. | Typ. | Max. | Unit |
|-----------|------------------------------------------------------------------------------------|------|------|------|------|
| TSI_RUNF  | Fixed power consumption in run mode                                                | —    | 100  | —    | μA   |
| TSI_RUNV  | Variable power consumption in run mode (depends on oscillator's current selection) | 1.0  | —    | 128  | μA   |
| TSI_EN    | Power consumption in enable mode                                                   | —    | 100  | —    | μA   |
| TSI_DIS   | Power consumption in disable mode                                                  | —    | 1.2  | —    | μA   |
| TSI_TEN   | TSI analog enable time                                                             | —    | 66   | —    | μs   |
| TSI_CREF  | TSI reference capacitor                                                            | —    | 1.0  | —    | pF   |
| TSI_DVOLT | Voltage variation of VP & VM around nominal values                                 | 0.19 | —    | 1.03 | V    |

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 100-pin LQFP                             | 98ASS23308W                   |
| 121-pin XFBGA                            | 98ASA00595D                   |
| 144-pin LQFP                             | 98ASS23177W <sup>1</sup>      |

1. The 144-pin LQFP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.

## 5 Pinout

### 5.1 K80 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

The 144-pin LQFP and 121-WLCSP packages for this product are not yet available, however they are included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.

| 144 LQFP | 100 LQFP | 121 XFBGA | 121 WLCSP | Pin Name     | Default   | ALT0      | ALT1         | ALT2      | ALT3          | ALT4       | ALT5         | ALT6     | ALT7       | QSPI_SIP_MODE |
|----------|----------|-----------|-----------|--------------|-----------|-----------|--------------|-----------|---------------|------------|--------------|----------|------------|---------------|
| x        | —        | H6        | K9        | NC           | NC        | NC        |              |           |               |            |              |          |            |               |
| —        | —        | —         | G8        | ADC0_SE16    | ADC0_SE16 | ADC0_SE16 |              |           |               |            |              |          |            |               |
| —        | —        | A11       | —         | NC           | NC        | NC        |              |           |               |            |              |          |            |               |
| —        | —        | J6        | —         | NC           | NC        | NC        |              |           |               |            |              |          |            |               |
| —        | —        | J4        | —         | NC           | NC        | NC        |              |           |               |            |              |          |            |               |
| 1        | 1        | B1        | C10       | PTE0         | DISABLED  |           | PTE0         | SPI1_PCS1 | LPUART1_TX    | SDHC0_D1   | QSPI0A_DATA3 | I2C1_SDA | RTC_CLKOUT |               |
| 2        | 2        | C2        | D9        | PTE1/LLWU_P0 | DISABLED  |           | PTE1/LLWU_P0 | SPI1_SCK  | LPUART1_RX    | SDHC0_D0   | QSPI0A_SCLK  | I2C1_SCL | SPI1_SIN   |               |
| 3        | 3        | C1        | D10       | PTE2/LLWU_P1 | DISABLED  |           | PTE2/LLWU_P1 | SPI1_SOUT | LPUART1_CTS_b | SDHC0_DCLK | QSPI0A_DATA0 |          | SPI1_SCK   |               |
| 4        | 4        | D2        | B11       | PTE3         | DISABLED  |           | PTE3         | SPI1_PCS2 | LPUART1_RTS_b | SDHC0_CMD  | QSPI0A_DATA2 |          | SPI1_SOUT  |               |

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name           | Default       | ALT0          | ALT1               | ALT2          | ALT3              | ALT4             | ALT5             | ALT6                                | ALT7             | QSPI_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|--------------------|---------------|---------------|--------------------|---------------|-------------------|------------------|------------------|-------------------------------------|------------------|-------------------|
| 5           | 5           | F7               | F6               | VSS                | VSS           | VSS           |                    |               |                   |                  |                  |                                     |                  |                   |
| 6           | 6           | E5               | F7               | VDDIO_E            | VDDIO_E       | VDDIO_E       |                    |               |                   |                  |                  |                                     |                  |                   |
| 7           | 7           | D1               | C11              | PTE4/<br>LLWU_P2   | DISABLED      |               | PTE4/<br>LLWU_P2   | SPI1_SIN      | LPUART3_<br>TX    | SDHC0_D3         | QSPI0A_<br>DATA1 |                                     |                  |                   |
| 8           | 8           | E2               | E8               | PTE5               | DISABLED      |               | PTE5               | SPI1_<br>PCS0 | LPUART3_<br>RX    | SDHC0_D2         | QSPI0A_<br>SS0_B | FTM3_CH0                            | USB0_<br>SOF_OUT |                   |
| 9           | 9           | E1               | E9               | PTE6/<br>LLWU_P16  | DISABLED      |               | PTE6/<br>LLWU_P16  | SPI1_<br>PCS3 | LPUART3_<br>CTS_b | I2S0_<br>MCLK    | QSPI0B_<br>DATA3 | FTM3_CH1                            | SDHC0_D4         |                   |
| 10          | 10          | F3               | E10              | PTE7               | DISABLED      |               | PTE7               | SPI2_SCK      | LPUART3_<br>RTS_b | I2S0_RXD0        | QSPI0B_<br>SCLK  | FTM3_CH2                            | QSPI0A_<br>SS1_B |                   |
| 11          | 11          | F2               | D11              | PTE8               | DISABLED      |               | PTE8               | I2S0_RXD1     | SPI2_<br>SOUT     | I2S0_RX_<br>FS   | QSPI0B_<br>DATA0 | FTM3_CH3                            | SDHC0_D5         |                   |
| 12          | 12          | F1               | E11              | PTE9/<br>LLWU_P17  | DISABLED      |               | PTE9/<br>LLWU_P17  | I2S0_TXD1     | SPI2_<br>PCS1     | I2S0_RX_<br>BCLK | QSPI0B_<br>DATA2 | FTM3_CH4                            | SDHC0_D6         |                   |
| 13          | 13          | G2               | F8               | PTE10/<br>LLWU_P18 | DISABLED      |               | PTE10/<br>LLWU_P18 | I2C3_SDA      | SPI2_SIN          | I2S0_TXD0        | QSPI0B_<br>DATA1 | FTM3_CH5                            | SDHC0_D7         |                   |
| 14          | 14          | G1               | F9               | PTE11              | DISABLED      |               | PTE11              | I2C3_SCL      | SPI2_<br>PCS0     | I2S0_TX_<br>FS   | QSPI0B_<br>SS0_B | FTM3_CH6                            | QSPI0A_<br>DQS   |                   |
| 15          | —           | —                | —                | PTE12              | DISABLED      |               | PTE12              |               | LPUART2_<br>TX    | I2S0_TX_<br>BCLK | QSPI0B_<br>DQS   | FTM3_CH7                            | FXIO0_D2         | QSPI0A_<br>DATA3  |
| 16          | —           | —                | —                | PTE13              | DISABLED      |               | PTE13              |               | LPUART2_<br>RX    |                  | QSPI0B_<br>SS1_B | SDHC0_<br>CLKIN                     | FXIO0_D3         | QSPI0A_<br>SCLK   |
| 17          | 15          | —                | F10              | VDDIO_E            | VDDIO_E       | VDDIO_E       |                    |               |                   |                  |                  |                                     |                  |                   |
| 18          | 16          | —                | F11              | VSS                | VSS           | VSS           |                    |               |                   |                  |                  |                                     |                  |                   |
| 19          | —           | —                | —                | PTE16              | ADC0_<br>SE4a | ADC0_<br>SE4a | PTE16              | SPI0_<br>PCS0 | LPUART2_<br>TX    | FTM_<br>CLKIN0   |                  | FTM0_<br>FLT3                       | FXIO0_D4         | QSPI0A_<br>DATA0  |
| 20          | —           | —                | —                | PTE17/<br>LLWU_P19 | ADC0_<br>SE5a | ADC0_<br>SE5a | PTE17/<br>LLWU_P19 | SPI0_SCK      | LPUART2_<br>RX    | FTM_<br>CLKIN1   |                  | LPTMR0_<br>ALT3/<br>LPTMR1_<br>ALT3 | FXIO0_D5         | QSPI0A_<br>DATA2  |
| 21          | —           | —                | —                | PTE18/<br>LLWU_P20 | ADC0_<br>SE6a | ADC0_<br>SE6a | PTE18/<br>LLWU_P20 | SPI0_<br>SOUT | LPUART2_<br>CTS_b | I2C0_SDA         |                  |                                     | FXIO0_D6         | QSPI0A_<br>DATA1  |
| 22          | —           | —                | —                | PTE19              | ADC0_<br>SE7a | ADC0_<br>SE7a | PTE19              | SPI0_SIN      | LPUART2_<br>RTS_b | I2C0_SCL         |                  |                                     | FXIO0_D7         | QSPI0A_<br>SS0_B  |
| 23          | 16          | H3               | F11              | VSS                | VSS           | VSS           |                    |               |                   |                  |                  |                                     |                  |                   |
| 24          | 17          | H2               | G11              | USB0_DP            | USB0_DP       | USB0_DP       |                    |               |                   |                  |                  |                                     |                  |                   |
| 25          | 18          | H1               | H11              | USB0_DM            | USB0_DM       | USB0_DM       |                    |               |                   |                  |                  |                                     |                  |                   |
| 26          | 19          | J1               | G10              | VOUT33             | VOUT33        | VOUT33        |                    |               |                   |                  |                  |                                     |                  |                   |
| 27          | 20          | J2               | H10              | VREGIN             | VREGIN        | VREGIN        |                    |               |                   |                  |                  |                                     |                  |                   |
| 28          | 21          | —                | G9               | NC                 | NC            | NC            |                    |               |                   |                  |                  |                                     |                  |                   |
| 29          | —           | K2               | J10              | ADC0_DP0           | ADC0_DP0      | ADC0_DP0      |                    |               |                   |                  |                  |                                     |                  |                   |
| 30          | —           | K1               | K10              | ADC0_DM0           | ADC0_DM0      | ADC0_DM0      |                    |               |                   |                  |                  |                                     |                  |                   |
| 31          | —           | J3               | J11              | ADC0_DP3           | ADC0_DP3      | ADC0_DP3      |                    |               |                   |                  |                  |                                     |                  |                   |

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name                                         | Default                                          | ALT0                                             | ALT1               | ALT2          | ALT3       | ALT4       | ALT5      | ALT6          | ALT7                   | QSIP_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------|---------------|------------|------------|-----------|---------------|------------------------|-------------------|
| 32          | —           | K3               | K11              | ADC0_DM3                                         | ADC0_DM3                                         | ADC0_DM3                                         |                    |               |            |            |           |               |                        |                   |
| 33          | 22          | F5               | H8               | VDDA                                             | VDDA                                             | VDDA                                             |                    |               |            |            |           |               |                        |                   |
| 34          | 23          | G5               | H9               | VREFH                                            | VREFH                                            | VREFH                                            |                    |               |            |            |           |               |                        |                   |
| 35          | 24          | G6               | J9               | VREFL                                            | VREFL                                            | VREFL                                            |                    |               |            |            |           |               |                        |                   |
| 36          | 25          | F6               | J8               | VSSA                                             | VSSA                                             | VSSA                                             |                    |               |            |            |           |               |                        |                   |
| 37          | 26          | L2               | —                | ADC0_DP1                                         | ADC0_DP1                                         | ADC0_DP1                                         |                    |               |            |            |           |               |                        |                   |
| 38          | 27          | L1               | —                | ADC0_DM1                                         | ADC0_DM1                                         | ADC0_DM1                                         |                    |               |            |            |           |               |                        |                   |
| 39          | 28          | L3               | L11              | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC0_SE22 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC0_SE22 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC0_SE22 |                    |               |            |            |           |               |                        |                   |
| 40          | 29          | K4               | L10              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              |                    |               |            |            |           |               |                        |                   |
| 42          | 30          | K5               | H7               | RTC_WAKEUP_B                                     | RTC_WAKEUP_B                                     | RTC_WAKEUP_B                                     |                    |               |            |            |           |               |                        |                   |
| 43          | 31          | L4               | L9               | XTAL32                                           | XTAL32                                           | XTAL32                                           |                    |               |            |            |           |               |                        |                   |
| 44          | 32          | L5               | L8               | EXTAL32                                          | EXTAL32                                          | EXTAL32                                          |                    |               |            |            |           |               |                        |                   |
| 45          | 33          | K6               | K8               | VBAT                                             | VBAT                                             | VBAT                                             |                    |               |            |            |           |               |                        |                   |
| 46          | 34          | —                | G7               | VDD                                              | VDD                                              | VDD                                              |                    |               |            |            |           |               |                        |                   |
| 47          | 35          | —                | F6               | VSS                                              | VSS                                              | VSS                                              |                    |               |            |            |           |               |                        |                   |
| 48          | —           | H5               | L7               | PTA20                                            | DISABLED                                         |                                                  | PTA20              | I2C0_SCL      | LPUART4_TX | FTM_CLKIN1 | FXIO0_D8  | EWM_OUT_b     | TPM_CLKIN1             |                   |
| 49          | —           | J5               | K7               | PTA21/<br>LLWU_P21                               | DISABLED                                         |                                                  | PTA21/<br>LLWU_P21 | I2C0_SDA      | LPUART4_RX |            | FXIO0_D9  | EWM_IN        |                        |                   |
| 50          | 36          | L7               | J7               | PTA0                                             | JTAG_TCLK/<br>SWD_CLK                            | TSIO_CH1                                         | PTA0               | LPUART0_CTS_b | FTM0_CH5   |            | FXIO0_D10 | EMVSIM0_CLK   | JTAG_TCLK/<br>SWD_CLK  |                   |
| 51          | 37          | H8               | J6               | PTA1                                             | JTAG_TDI                                         | TSIO_CH2                                         | PTA1               | LPUART0_RX    | FTM0_CH6   | I2C3_SDA   | FXIO0_D11 | EMVSIM0_IO    | JTAG_TDI               |                   |
| 52          | 38          | J7               | K6               | PTA2                                             | JTAG_TDO/<br>TRACE_SWO                           | TSIO_CH3                                         | PTA2               | LPUART0_TX    | FTM0_CH7   | I2C3_SCL   | FXIO0_D12 | EMVSIM0_PD    | JTAG_TDO/<br>TRACE_SWO |                   |
| 53          | 39          | H9               | L6               | PTA3                                             | JTAG_TMS/<br>SWD_DIO                             | TSIO_CH4                                         | PTA3               | LPUART0_RTS_b | FTM0_CH0   |            | FXIO0_D13 | EMVSIM0_RST   | JTAG_TMS/<br>SWD_DIO   |                   |
| 54          | 40          | J8               | H6               | PTA4/<br>LLWU_P3                                 | NMI_b                                            | TSIO_CH5                                         | PTA4/<br>LLWU_P3   |               | FTM0_CH1   |            | FXIO0_D14 | EMVSIM0_VCCEN | NMI_b                  |                   |

# Pinout

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name           | Default       | ALT0          | ALT1               | ALT2            | ALT3              | ALT4              | ALT5      | ALT6                                | ALT7                         | QSPI_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|--------------------|---------------|---------------|--------------------|-----------------|-------------------|-------------------|-----------|-------------------------------------|------------------------------|-------------------|
| 55          | 41          | K7               | H5               | PTA5               | DISABLED      |               | PTA5               | USB0_<br>CLKIN  | FTM0_CH2          |                   | FXIO0_D15 | I2S0_TX_<br>BCLK                    | JTAG_<br>TRST_b              |                   |
| 56          | —           | L10              | G6               | VDD                | VDD           | VDD           |                    |                 |                   |                   |           |                                     |                              |                   |
| 57          | —           | K10              | F5               | VSS                | VSS           | VSS           |                    |                 |                   |                   |           |                                     |                              |                   |
| 58          | —           | —                | —                | PTA6               | DISABLED      |               | PTA6               | I2C2_SCL        | FTM0_CH3          | EMVSIM1_<br>CLK   | CLKOUT    |                                     | TRACE_<br>CLKOUT             |                   |
| 59          | —           | —                | —                | PTA7               | ADC0_<br>SE10 | ADC0_<br>SE10 | PTA7               | I2C2_SDA        | FTM0_CH4          | EMVSIM1_<br>IO    |           |                                     | TRACE_D3                     |                   |
| 60          | —           | —                | —                | PTA8               | ADC0_<br>SE11 | ADC0_<br>SE11 | PTA8               |                 | FTM1_CH0          | EMVSIM1_<br>PD    |           | FTM1_QD_<br>PHA/<br>TPM1_CH0        | TRACE_D2                     |                   |
| 61          | —           | —                | —                | PTA9               | DISABLED      |               | PTA9               |                 | FTM1_CH1          | EMVSIM1_<br>RST   |           | FTM1_QD_<br>PHB/<br>TPM1_CH1        | TRACE_D1                     |                   |
| 62          | —           | J9               | L5               | PTA10/<br>LLWU_P22 | DISABLED      |               | PTA10/<br>LLWU_P22 | I2C2_SDA        | FTM2_CH0          | EMVSIM1_<br>VCCEN | FXIO0_D16 | FTM2_QD_<br>PHA/<br>TPM2_CH0        | TRACE_D0                     |                   |
| 63          | —           | H7               | L4               | PTA11/<br>LLWU_P23 | DISABLED      |               | PTA11/<br>LLWU_P23 | I2C2_SCL        | FTM2_CH1          |                   | FXIO0_D17 | FTM2_QD_<br>PHB/<br>TPM2_CH1        |                              |                   |
| 64          | 42          | K8               | K5               | PTA12              | DISABLED      |               | PTA12              |                 | FTM1_CH0          | TRACE_<br>CLKOUT  | FXIO0_D18 | I2S0_TXD0                           | FTM1_QD_<br>PHA/<br>TPM1_CH0 |                   |
| 65          | 43          | L8               | J5               | PTA13/<br>LLWU_P4  | DISABLED      |               | PTA13/<br>LLWU_P4  |                 | FTM1_CH1          | TRACE_D3          | FXIO0_D19 | I2S0_TX_<br>FS                      | FTM1_QD_<br>PHB/<br>TPM1_CH1 |                   |
| 66          | 44          | K9               | L3               | PTA14              | DISABLED      |               | PTA14              | SPI0_<br>PCS0   | LPUART0_<br>TX    | TRACE_D2          | FXIO0_D20 | I2S0_RX_<br>BCLK                    | I2S0_TXD1                    |                   |
| 67          | 45          | L9               | K4               | PTA15              | DISABLED      |               | PTA15              | SPI0_SCK        | LPUART0_<br>RX    | TRACE_D1          | FXIO0_D21 | I2S0_RXD0                           |                              |                   |
| 68          | 46          | J10              | J4               | PTA16              | DISABLED      |               | PTA16              | SPI0_<br>SOUT   | LPUART0_<br>CTS_b | TRACE_D0          | FXIO0_D22 | I2S0_RX_<br>FS                      | I2S0_RXD1                    |                   |
| 69          | 47          | H10              | K3               | PTA17              | DISABLED      |               | PTA17              | SPI0_SIN        | LPUART0_<br>RTS_b |                   | FXIO0_D23 | I2S0_<br>MCLK                       |                              |                   |
| 70          | 48          | E6               | L2               | VDD                | VDD           | VDD           |                    |                 |                   |                   |           |                                     |                              |                   |
| 71          | 49          | G7               | K2               | VSS                | VSS           | VSS           |                    |                 |                   |                   |           |                                     |                              |                   |
| 72          | 50          | L11              | L1               | PTA18              | EXTAL0        | EXTAL0        | PTA18              |                 | FTM0_<br>FLT2     | FTM_<br>CLKIN0    |           |                                     | TPM_<br>CLKIN0               |                   |
| 73          | 51          | K11              | K1               | PTA19              | XTAL0         | XTAL0         | PTA19              |                 | FTM1_<br>FLT0     | FTM_<br>CLKIN1    |           | LPTMR0_<br>ALT1/<br>LPTMR1_<br>ALT1 | TPM_<br>CLKIN1               |                   |
| 74          | 52          | J11              | J1               | RESET_b            | RESET_b       | RESET_b       |                    |                 |                   |                   |           |                                     |                              |                   |
| 75          | —           | —                | —                | PTA24              | DISABLED      |               | PTA24              | EMVSIM0_<br>CLK |                   |                   |           | FB_A29                              |                              |                   |

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name         | Default                    | ALT0                       | ALT1             | ALT2              | ALT3              | ALT4     | ALT5                      | ALT6                         | ALT7     | QSIP_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|------------------|----------------------------|----------------------------|------------------|-------------------|-------------------|----------|---------------------------|------------------------------|----------|-------------------|
| 76          | —           | —                | —                | PTA25            | DISABLED                   |                            | PTA25            | EMVSIM0_<br>IO    |                   |          |                           | FB_A28                       |          |                   |
| 77          | —           | —                | —                | PTA26            | DISABLED                   |                            | PTA26            | EMVSIM0_<br>PD    |                   |          |                           | FB_A27                       |          |                   |
| 78          | —           | —                | —                | PTA27            | DISABLED                   |                            | PTA27            | EMVSIM0_<br>RST   |                   |          |                           | FB_A26                       |          |                   |
| 79          | —           | —                | —                | PTA28            | DISABLED                   |                            | PTA28            | EMVSIM0_<br>VCCEN |                   |          |                           | FB_A25                       |          |                   |
| 80          | —           | H11              | J2               | PTA29            | DISABLED                   |                            | PTA29            |                   |                   |          |                           | FB_A24                       |          |                   |
| 81          | 53          | G11              | J3               | PTB0/<br>LLWU_P5 | ADC0_<br>SE8/<br>TSIO_CH0  | ADC0_<br>SE8/<br>TSIO_CH0  | PTB0/<br>LLWU_P5 | I2C0_SCL          | FTM1_CH0          |          | SDRAM_<br>CAS_b           | FTM1_QD_<br>PHA/<br>TPM1_CH0 | FXIO0_D0 |                   |
| 82          | 54          | G10              | H2               | PTB1             | ADC0_<br>SE9/<br>TSIO_CH6  | ADC0_<br>SE9/<br>TSIO_CH6  | PTB1             | I2C0_SDA          | FTM1_CH1          |          | SDRAM_<br>RAS_b           | FTM1_QD_<br>PHB/<br>TPM1_CH1 | FXIO0_D1 |                   |
| 83          | 55          | G9               | H1               | PTB2             | ADC0_<br>SE12/<br>TSIO_CH7 | ADC0_<br>SE12/<br>TSIO_CH7 | PTB2             | I2C0_SCL          | LPUART0_<br>RTS_b |          | SDRAM_<br>WE              | FTM0_<br>FLT3                | FXIO0_D2 |                   |
| 84          | 56          | G8               | H3               | PTB3             | ADC0_<br>SE13/<br>TSIO_CH8 | ADC0_<br>SE13/<br>TSIO_CH8 | PTB3             | I2C0_SDA          | LPUART0_<br>CTS_b |          | SDRAM_<br>CS0_b           | FTM0_<br>FLT0                | FXIO0_D3 |                   |
| 85          | —           | B11              | H4               | PTB4             | DISABLED                   |                            | PTB4             | EMVSIM1_<br>IO    |                   |          | SDRAM_<br>CS1_b           | FTM1_<br>FLT0                |          |                   |
| 86          | —           | C11              | G1               | PTB5             | DISABLED                   |                            | PTB5             | EMVSIM1_<br>CLK   |                   |          |                           | FTM2_<br>FLT0                |          |                   |
| 87          | —           | F11              | G2               | PTB6             | DISABLED                   |                            | PTB6             | EMVSIM1_<br>VCCEN |                   |          | FB_AD23/<br>SDRAM_<br>D23 |                              |          |                   |
| 88          | —           | E11              | G3               | PTB7             | DISABLED                   |                            | PTB7             | EMVSIM1_<br>PD    |                   |          | FB_AD22/<br>SDRAM_<br>D22 |                              |          |                   |
| 89          | —           | D11              | G4               | PTB8             | DISABLED                   |                            | PTB8             | EMVSIM1_<br>RST   | LPUART3_<br>RTS_b |          | FB_AD21/<br>SDRAM_<br>D21 |                              |          |                   |
| 90          | 57          | E10              | G5               | PTB9             | DISABLED                   |                            | PTB9             | SPI1_<br>PCS1     | LPUART3_<br>CTS_b |          | FB_AD20/<br>SDRAM_<br>D20 |                              |          |                   |
| 91          | 58          | D10              | F1               | PTB10            | DISABLED                   |                            | PTB10            | SPI1_<br>PCS0     | LPUART3_<br>RX    | I2C2_SCL | FB_AD19/<br>SDRAM_<br>D19 | FTM0_<br>FLT1                | FXIO0_D4 |                   |
| 92          | 59          | C10              | F2               | PTB11            | DISABLED                   |                            | PTB11            | SPI1_SCK          | LPUART3_<br>TX    | I2C2_SDA | FB_AD18/<br>SDRAM_<br>D18 | FTM0_<br>FLT2                | FXIO0_D5 |                   |
| 93          | 60          | L6               | F5               | VSS              | VSS                        | VSS                        |                  |                   |                   |          |                           |                              |          |                   |
| 94          | 61          | E7               | G6               | VDD              | VDD                        | VDD                        |                  |                   |                   |          |                           |                              |          |                   |

# Pinout

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name          | Default                                  | ALT0                                     | ALT1              | ALT2          | ALT3                                | ALT4             | ALT5                      | ALT6                         | ALT7           | QSPI_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|-------------------|------------------------------------------|------------------------------------------|-------------------|---------------|-------------------------------------|------------------|---------------------------|------------------------------|----------------|-------------------|
| 95          | 62          | B10              | E1               | PTB16             | TSIO_CH9                                 | TSIO_CH9                                 | PTB16             | SPI1_<br>SOUT | LPUART0_<br>RX                      | FTM_<br>CLKIN0   | FB_AD17/<br>SDRAM_<br>D17 | EWM_IN                       | TPM_<br>CLKIN0 |                   |
| 96          | 63          | E9               | F3               | PTB17             | TSIO_CH10                                | TSIO_CH10                                | PTB17             | SPI1_SIN      | LPUART0_<br>TX                      | FTM_<br>CLKIN1   | FB_AD16/<br>SDRAM_<br>D16 | EWM_<br>OUT_b                | TPM_<br>CLKIN1 |                   |
| 97          | 64          | D9               | F4               | PTB18             | TSIO_CH11                                | TSIO_CH11                                | PTB18             |               | FTM2_CH0                            | I2S0_TX_<br>BCLK | FB_AD15/<br>SDRAM_<br>A23 | FTM2_QD_<br>PHA/<br>TPM2_CH0 | FXIO0_D6       |                   |
| 98          | 65          | C9               | E2               | PTB19             | TSIO_CH12                                | TSIO_CH12                                | PTB19             |               | FTM2_CH1                            | I2S0_TX_<br>FS   | FB_OE_b                   | FTM2_QD_<br>PHB/<br>TPM2_CH1 | FXIO0_D7       |                   |
| 99          | 66          | F10              | D1               | PTB20             | DISABLED                                 |                                          | PTB20             | SPI2_<br>PCS0 |                                     |                  | FB_AD31/<br>SDRAM_<br>D31 | CMP0_<br>OUT                 | FXIO0_D8       |                   |
| 100         | 67          | F9               | E3               | PTB21             | DISABLED                                 |                                          | PTB21             | SPI2_SCK      |                                     |                  | FB_AD30/<br>SDRAM_<br>D30 | CMP1_<br>OUT                 | FXIO0_D9       |                   |
| 101         | 68          | F8               | E4               | PTB22             | DISABLED                                 |                                          | PTB22             | SPI2_<br>SOUT |                                     |                  | FB_AD29/<br>SDRAM_<br>D29 |                              | FXIO0_D10      |                   |
| 102         | 69          | E8               | D2               | PTB23             | DISABLED                                 |                                          | PTB23             | SPI2_SIN      | SPI0_<br>PCS5                       |                  | FB_AD28/<br>SDRAM_<br>D28 |                              | FXIO0_D11      |                   |
| 103         | 70          | B9               | C1               | PTC0              | ADC0_<br>SE14/<br>TSIO_CH13              | ADC0_<br>SE14/<br>TSIO_CH13              | PTC0              | SPI0_<br>PCS4 | PDB0_<br>EXTRG                      | USB0_<br>SOF_OUT | FB_AD14/<br>SDRAM_<br>A22 | I2S0_TXD1                    | FXIO0_D12      |                   |
| 104         | 71          | D8               | D3               | PTC1/<br>LLWU_P6  | ADC0_<br>SE15/<br>TSIO_CH14              | ADC0_<br>SE15/<br>TSIO_CH14              | PTC1/<br>LLWU_P6  | SPI0_<br>PCS3 | LPUART1_<br>RTS_b                   | FTM0_CH0         | FB_AD13/<br>SDRAM_<br>A21 | I2S0_TXD0                    | FXIO0_D13      |                   |
| 105         | 72          | C8               | C2               | PTC2              | ADC0_<br>SE4b/<br>CMP1_IN0/<br>TSIO_CH15 | ADC0_<br>SE4b/<br>CMP1_IN0/<br>TSIO_CH15 | PTC2              | SPI0_<br>PCS2 | LPUART1_<br>CTS_b                   | FTM0_CH1         | FB_AD12/<br>SDRAM_<br>A20 | I2S0_TX_<br>FS               |                |                   |
| 106         | 73          | B8               | B1               | PTC3/<br>LLWU_P7  | CMP1_IN1                                 | CMP1_IN1                                 | PTC3/<br>LLWU_P7  | SPI0_<br>PCS1 | LPUART1_<br>RX                      | FTM0_CH2         | CLKOUT                    | I2S0_TX_<br>BCLK             |                |                   |
| 107         | 74          | —                | E5               | VSS               | VSS                                      | VSS                                      |                   |               |                                     |                  |                           |                              |                |                   |
| 108         | 75          | —                | G6               | VDD               | VDD                                      | VDD                                      |                   |               |                                     |                  |                           |                              |                |                   |
| 109         | 76          | A8               | A1               | PTC4/<br>LLWU_P8  | DISABLED                                 |                                          | PTC4/<br>LLWU_P8  | SPI0_<br>PCS0 | LPUART1_<br>TX                      | FTM0_CH3         | FB_AD11/<br>SDRAM_<br>A19 | CMP1_<br>OUT                 |                |                   |
| 110         | 77          | D7               | B2               | PTC5/<br>LLWU_P9  | DISABLED                                 |                                          | PTC5/<br>LLWU_P9  | SPI0_SCK      | LPTMR0_<br>ALT2/<br>LPTMR1_<br>ALT2 | I2S0_RXD0        | FB_AD10/<br>SDRAM_<br>A18 | CMP0_<br>OUT                 | FTM0_CH2       |                   |
| 111         | 78          | C7               | C3               | PTC6/<br>LLWU_P10 | CMP0_IN0                                 | CMP0_IN0                                 | PTC6/<br>LLWU_P10 | SPI0_<br>SOUT | PDB0_<br>EXTRG                      | I2S0_RX_<br>BCLK | FB_AD9/<br>SDRAM_<br>A17  | I2S0_<br>MCLK                | FXIO0_D14      |                   |



| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name           | Default  | ALT0     | ALT1               | ALT2     | ALT3              | ALT4             | ALT5                                                                      | ALT6          | ALT7           | QSIP_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|--------------------|----------|----------|--------------------|----------|-------------------|------------------|---------------------------------------------------------------------------|---------------|----------------|-------------------|
| 112         | 79          | B7               | A2               | PTC7               | CMP0_IN1 | CMP0_IN1 | PTC7               | SPI0_SIN | USB0_<br>SOF_OUT  | I2S0_RX_<br>FS   | FB_AD8/<br>SDRAM_<br>A16                                                  |               | FXIO0_D15      |                   |
| 113         | 80          | A7               | B3               | PTC8               | CMP0_IN2 | CMP0_IN2 | PTC8               |          | FTM3_CH4          | I2S0_<br>MCLK    | FB_AD7/<br>SDRAM_<br>A15                                                  |               | FXIO0_D16      |                   |
| 114         | 81          | D6               | D4               | PTC9               | CMP0_IN3 | CMP0_IN3 | PTC9               |          | FTM3_CH5          | I2S0_RX_<br>BCLK | FB_AD6/<br>SDRAM_<br>A14                                                  | FTM2_<br>FLT0 | FXIO0_D17      |                   |
| 115         | 82          | C6               | A3               | PTC10              | DISABLED |          | PTC10              | I2C1_SCL | FTM3_CH6          | I2S0_RX_<br>FS   | FB_AD5/<br>SDRAM_<br>A13                                                  |               | FXIO0_D18      |                   |
| 116         | 83          | C5               | C4               | PTC11/<br>LLWU_P11 | DISABLED |          | PTC11/<br>LLWU_P11 | I2C1_SDA | FTM3_CH7          | I2S0_RXD1        | FB_RW_b                                                                   |               | FXIO0_D19      |                   |
| 117         | 84          | B6               | B4               | PTC12              | DISABLED |          | PTC12              |          | LPUART4_<br>RTS_b | FTM_<br>CLKIN0   | FB_AD27/<br>SDRAM_<br>D27                                                 | FTM3_<br>FLT0 | TPM_<br>CLKIN0 |                   |
| 118         | 85          | A6               | A4               | PTC13              | DISABLED |          | PTC13              |          | LPUART4_<br>CTS_b | FTM_<br>CLKIN1   | FB_AD26/<br>SDRAM_<br>D26                                                 |               | TPM_<br>CLKIN1 |                   |
| 119         | 86          | A5               | D5               | PTC14              | DISABLED |          | PTC14              |          | LPUART4_<br>RX    |                  | FB_AD25/<br>SDRAM_<br>D25                                                 |               | FXIO0_D20      |                   |
| 120         | 87          | B5               | C5               | PTC15              | DISABLED |          | PTC15              |          | LPUART4_<br>TX    |                  | FB_AD24/<br>SDRAM_<br>D24                                                 |               | FXIO0_D21      |                   |
| 121         | 88          | —                | F6               | VSS                | VSS      | VSS      |                    |          |                   |                  |                                                                           |               |                |                   |
| 122         | 89          | —                | E6               | VDD                | VDD      | VDD      |                    |          |                   |                  |                                                                           |               |                |                   |
| 123         | —           | D5               | A5               | PTC16              | DISABLED |          | PTC16              |          | LPUART3_<br>RX    |                  | FB_CS5_b/<br>FB_TSI21/<br>FB_BE23_<br>16_BLS15_<br>8_b/<br>SDRAM_<br>DQM2 |               |                |                   |
| 124         | 90          | C4               | B5               | PTC17              | DISABLED |          | PTC17              |          | LPUART3_<br>TX    |                  | FB_CS4_b/<br>FB_TSI20/<br>FB_BE31_<br>24_BLS7_<br>0_b/<br>SDRAM_<br>DQM3  |               |                |                   |
| 125         | —           | B4               | A6               | PTC18              | DISABLED |          | PTC18              |          | LPUART3_<br>RTS_b |                  | FB_TBST_<br>b/<br>FB_CS2_b/<br>FB_BE15_<br>8_BLS23_<br>16_b/              |               |                |                   |

# Pinout

| 144<br>LQFP | 100<br>LQFP | 121<br>XFB<br>GA | 121<br>WLC<br>SP | Pin Name           | Default       | ALT0          | ALT1               | ALT2          | ALT3              | ALT4     | ALT5                                                        | ALT6          | ALT7          | QSPI_SIP_<br>MODE |
|-------------|-------------|------------------|------------------|--------------------|---------------|---------------|--------------------|---------------|-------------------|----------|-------------------------------------------------------------|---------------|---------------|-------------------|
|             |             |                  |                  |                    |               |               |                    |               |                   |          | SDRAM_<br>DQM1                                              |               |               |                   |
| 126         | —           | A4               | B6               | PTC19              | DISABLED      |               | PTC19              |               | LPUART3_<br>CTS_b |          | FB_CS3_b/<br>FB_BE7_<br>0_BLS31_<br>24_b/<br>SDRAM_<br>DQM0 | FB_TA_b       |               |                   |
| 127         | 91          | D4               | C6               | PTD0/<br>LLWU_P12  | DISABLED      |               | PTD0/<br>LLWU_P12  | SPI0_<br>PCS0 | LPUART2_<br>RTS_b | FTM3_CH0 | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b                             |               | FXIO0_D22     |                   |
| 128         | 92          | D3               | D6               | PTD1               | ADC0_<br>SE5b | ADC0_<br>SE5b | PTD1               | SPI0_SCK      | LPUART2_<br>CTS_b | FTM3_CH1 | FB_CS0_b                                                    |               | FXIO0_D23     |                   |
| 129         | 93          | C3               | D7               | PTD2/<br>LLWU_P13  | DISABLED      |               | PTD2/<br>LLWU_P13  | SPI0_<br>SOUT | LPUART2_<br>RX    | FTM3_CH2 | FB_AD4/<br>SDRAM_<br>A12                                    |               | I2C0_SCL      |                   |
| 130         | 94          | B3               | A7               | PTD3               | DISABLED      |               | PTD3               | SPI0_SIN      | LPUART2_<br>TX    | FTM3_CH3 | FB_AD3/<br>SDRAM_<br>A11                                    |               | I2C0_SDA      |                   |
| 131         | 95          | A3               | B7               | PTD4/<br>LLWU_P14  | DISABLED      |               | PTD4/<br>LLWU_P14  | SPI0_<br>PCS1 | LPUART0_<br>RTS_b | FTM0_CH4 | FB_AD2/<br>SDRAM_<br>A10                                    | EWM_IN        | SPI1_<br>PCS0 |                   |
| 132         | 96          | A2               | C7               | PTD5               | ADC0_<br>SE6b | ADC0_<br>SE6b | PTD5               | SPI0_<br>PCS2 | LPUART0_<br>CTS_b | FTM0_CH5 | FB_AD1/<br>SDRAM_<br>A9                                     | EWM_<br>OUT_b | SPI1_SCK      |                   |
| 133         | 97          | B2               | A8               | PTD6/<br>LLWU_P15  | ADC0_<br>SE7b | ADC0_<br>SE7b | PTD6/<br>LLWU_P15  | SPI0_<br>PCS3 | LPUART0_<br>RX    | FTM0_CH6 | FB_AD0                                                      | FTM0_<br>FLT0 | SPI1_<br>SOUT |                   |
| 134         | 98          | —                | F6               | VSS                | VSS           | VSS           |                    |               |                   |          |                                                             |               |               |                   |
| 135         | 99          | —                | E7               | VDD                | VDD           | VDD           |                    |               |                   |          |                                                             |               |               |                   |
| 136         | 100         | A1               | B8               | PTD7               | DISABLED      |               | PTD7               | CMT_IRO       | LPUART0_<br>TX    | FTM0_CH7 | SDRAM_<br>CKE                                               | FTM0_<br>FLT1 | SPI1_SIN      |                   |
| 137         | —           | A10              | A9               | PTD8/<br>LLWU_P24  | DISABLED      |               | PTD8/<br>LLWU_P24  | I2C0_SCL      |                   |          |                                                             | FB_A16        | FXIO0_D24     |                   |
| 138         | —           | A9               | C8               | PTD9               | DISABLED      |               | PTD9               | I2C0_SDA      |                   |          |                                                             | FB_A17        | FXIO0_D25     |                   |
| 139         | —           | E4               | B9               | PTD10              | DISABLED      |               | PTD10              |               |                   |          |                                                             | FB_A18        | FXIO0_D26     |                   |
| 140         | —           | E3               | A10              | PTD11/<br>LLWU_P25 | DISABLED      |               | PTD11/<br>LLWU_P25 | SPI2_<br>PCS0 |                   |          |                                                             | FB_A19        | FXIO0_D27     |                   |
| 141         | —           | F4               | D8               | PTD12              | DISABLED      |               | PTD12              | SPI2_SCK      | FTM3_<br>FLT0     |          |                                                             | FB_A20        | FXIO0_D28     |                   |
| 142         | —           | G3               | C9               | PTD13              | DISABLED      |               | PTD13              | SPI2_<br>SOUT |                   |          |                                                             | FB_A21        | FXIO0_D29     |                   |
| 143         | —           | G4               | B10              | PTD14              | DISABLED      |               | PTD14              | SPI2_SIN      |                   |          |                                                             | FB_A22        | FXIO0_D30     |                   |
| 144         | —           | H4               | A11              | PTD15              | DISABLED      |               | PTD15              | SPI2_<br>PCS1 |                   |          |                                                             | FB_A23        | FXIO0_D31     |                   |

## 5.2 Recommended connection for unused analog and digital pins

Table 65 shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application

**Table 65. Recommended connection for unused analog interfaces**

| Pin Type        |                    | Short recommendation                  | Detailed recommendation                      |
|-----------------|--------------------|---------------------------------------|----------------------------------------------|
| Analog/non GPIO | ADCx/CMPx          | Float                                 | Analog input - Float                         |
| Analog/non GPIO | VREF_OUT           | Float                                 | Analog output - Float                        |
| Analog/non GPIO | DAC0_OUT, DAC1_OUT | Float                                 | Analog output - Float                        |
| Analog/non GPIO | RTC_WAKEUP_B       | Float                                 | Analog output - Float                        |
| Analog/non GPIO | XTAL32             | Float                                 | Analog output - Float                        |
| Analog/non GPIO | EXTAL32            | Float                                 | Analog input - Float                         |
| GPIO/Analog     | PTA18/EXTAL0       | Float                                 | Analog input - Float                         |
| GPIO/Analog     | PTA19/XTAL0        | Float                                 | Analog output - Float                        |
| GPIO/Analog     | PTx/ADCx           | Float                                 | Float (default is analog input)              |
| GPIO/Analog     | PTx/CMPx           | Float                                 | Float (default is analog input)              |
| GPIO/Analog     | PTx/TSIOx          | Float                                 | Float (default is analog input)              |
| GPIO/Digital    | PTA0/JTAG_TCLK     | Float                                 | Float (default is JTAG with pulldown)        |
| GPIO/Digital    | PTA1/JTAG_TDI      | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA2/JTAG_TDO      | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA3/JTAG_TMS      | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA4/NMI_b         | 10kΩ pullup or disable and float      | Pull high or disable in PCR & FOPT and float |
| GPIO/Digital    | PTx                | Float                                 | Float (default is disabled)                  |
| USB             | USB0_DP            | Float                                 | Float                                        |
| USB             | USB0_DM            | Float                                 | Float                                        |
| USB             | VOUT33             | Tie to input and ground through 10kΩ  | Tie to input and ground through 10kΩ         |
| USB             | VREGIN             | Tie to output and ground through 10kΩ | Tie to output and ground through 10kΩ        |
| USB             | USB0_VSS           | Always connect to VSS                 | Always connect to VSS                        |
| VBAT            | VBAT               | Float                                 | Float                                        |
| VDDA            | VDDA               | Always connect to VDD potential       | Always connect to VDD potential              |
| VREFH           | VREFH              | Always connect to VDD potential       | Always connect to VDD potential              |
| VREFL           | VREFL              | Always connect to VSS potential       | Always connect to VSS potential              |

Table continues on the next page...

**Table 65. Recommended connection for unused analog interfaces (continued)**

| Pin Type |      | Short recommendation            | Detailed recommendation         |
|----------|------|---------------------------------|---------------------------------|
| VSSA     | VSSA | Always connect to VSS potential | Always connect to VSS potential |

### 5.3 K80 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.





Figure 45. K80 100 LQFP Pinout Diagram

|   | 1                 | 2                  | 3                                                | 4                                   | 5                  | 6     | 7                  | 8                 | 9                  | 10                | 11               |   |
|---|-------------------|--------------------|--------------------------------------------------|-------------------------------------|--------------------|-------|--------------------|-------------------|--------------------|-------------------|------------------|---|
| A | PTD7              | PTD5               | PTD4/<br>LLWU_P14                                | PTC19                               | PTC14              | PTC13 | PTC8               | PTC4/<br>LLWU_P8  | PTD9               | PTD8/<br>LLWU_P24 | NC               | A |
| B | PTE0              | PTD6/<br>LLWU_P15  | PTD3                                             | PTC18                               | PTC15              | PTC12 | PTC7               | PTC3/<br>LLWU_P7  | PTC0               | PTB16             | PTB4             | B |
| C | PTE2/<br>LLWU_P1  | PTE1/<br>LLWU_P0   | PTD2/<br>LLWU_P13                                | PTC17                               | PTC11/<br>LLWU_P11 | PTC10 | PTC6/<br>LLWU_P10  | PTC2              | PTB19              | PTB11             | PTB5             | C |
| D | PTE4/<br>LLWU_P2  | PTE3               | PTD1                                             | PTD0/<br>LLWU_P12                   | PTC16              | PTC9  | PTC5/<br>LLWU_P9   | PTC1/<br>LLWU_P6  | PTB18              | PTB10             | PTB8             | D |
| E | PTE6/<br>LLWU_P16 | PTE5               | PTD11/<br>LLWU_P25                               | PTD10                               | VDDIO_E            | VDD   | VDD                | PTB23             | PTB17              | PTB9              | PTB7             | E |
| F | PTE9/<br>LLWU_P17 | PTE8               | PTE7                                             | PTD12                               | VDDA               | VSSA  | VSS                | PTB22             | PTB21              | PTB20             | PTB6             | F |
| G | PTE11             | PTE10/<br>LLWU_P18 | PTD13                                            | PTD14                               | VREFH              | VREFL | VSS                | PTB3              | PTB2               | PTB1              | PTB0/<br>LLWU_P5 | G |
| H | USB0_DM           | USB0_DP            | VSS                                              | PTD15                               | PTA20              | NC    | PTA11/<br>LLWU_P23 | PTA1              | PTA3               | PTA17             | PTA29            | H |
| J | VOUT33            | VREGIN             | ADC0_DP3                                         | NC                                  | PTA21/<br>LLWU_P21 | NC    | PTA2               | PTA4/<br>LLWU_P3  | PTA10/<br>LLWU_P22 | PTA16             | RESET_b          | J |
| K | ADC0_DM0          | ADC0_DP0           | ADC0_DM3                                         | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23 | RTC_<br>WAKEUP_B   | VBAT  | PTA5               | PTA12             | PTA14              | VSS               | PTA19            | K |
| L | ADC0_DM1          | ADC0_DP1           | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC0_SE22 | XTAL32                              | EXTAL32            | VSS   | PTA0               | PTA13/<br>LLWU_P4 | PTA15              | VDD               | PTA18            | L |
|   | 1                 | 2                  | 3                                                | 4                                   | 5                  | 6     | 7                  | 8                 | 9                  | 10                | 11               |   |

**Figure 46. K80 121 XFBGA Pinout Diagram**



**Figure 47. K80 144 LQFP Pinout Diagram**

### NOTE

The 144-pin LQFP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.

|   | 1                | 2                | 3                 | 4                  | 5                  | 6                  | 7                  | 8                  | 9                 | 10                                               | 11                                               |   |
|---|------------------|------------------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------|--------------------------------------------------|--------------------------------------------------|---|
| A | PTC4/<br>LLWU_P8 | PTC7             | PTC10             | PTC13              | PTC16              | PTC18              | PTD3               | PTD6/<br>LLWU_P15  | PTD8/<br>LLWU_P24 | PTD11/<br>LLWU_P25                               | PTD15                                            | A |
| B | PTC3/<br>LLWU_P7 | PTC5/<br>LLWU_P9 | PTC8              | PTC12              | PTC17              | PTC19              | PTD4/<br>LLWU_P14  | PTD7               | PTD10             | PTD14                                            | PTE3                                             | B |
| C | PTC0             | PTC2             | PTC6/<br>LLWU_P10 | PTC11/<br>LLWU_P11 | PTC15              | PTD0/<br>LLWU_P12  | PTD5               | PTD9               | PTD13             | PTE0                                             | PTE4/<br>LLWU_P2                                 | C |
| D | PTB20            | PTB23            | PTC1/<br>LLWU_P6  | PTC9               | PTC14              | PTD1               | PTD2/<br>LLWU_P13  | PTD12              | PTE1/<br>LLWU_P0  | PTE2/<br>LLWU_P1                                 | PTE8                                             | D |
| E | PTB16            | PTB19            | PTB21             | PTB22              | VSS                | VDD                | VDD                | PTE5               | PTE6/<br>LLWU_P16 | PTE7                                             | PTE9/<br>LLWU_P17                                | E |
| F | PTB10            | PTB11            | PTB17             | PTB18              | VSS VSS            | VSS VSS<br>VSS VSS | VDDIO_E            | PTE10/<br>LLWU_P18 | PTE11             | VDDIO_E                                          | VSS VSS                                          | F |
| G | PTB5             | PTB6             | PTB7              | PTB8               | PTB9               | VDD VDD<br>VDD     | VDD                | ADC0_SE16          | NC                | VOUT33                                           | USB0_DP                                          | G |
| H | PTB2             | PTB1             | PTB3              | PTB4               | PTA5               | PTA4/<br>LLWU_P3   | RTC_<br>WAKEUP_B   | VDDA               | VREFH             | VREGIN                                           | USB0_DM                                          | H |
| J | RESET_b          | PTA29            | PTB0/<br>LLWU_P5  | PTA16              | PTA13/<br>LLWU_P4  | PTA1               | PTA0               | VSSA               | VREFL             | ADC0_DP0                                         | ADC0_DP3                                         | J |
| K | PTA19            | VSS              | PTA17             | PTA15              | PTA12              | PTA2               | PTA21/<br>LLWU_P21 | VBAT               | NC                | ADC0_DM0                                         | ADC0_DM3                                         | K |
| L | PTA18            | VDD              | PTA14             | PTA11/<br>LLWU_P23 | PTA10/<br>LLWU_P22 | PTA3               | PTA20              | EXTAL32            | XTAL32            | DAC0_OUT/<br>CMP1_IN3/<br>CMP0_IN5/<br>ADC0_SE23 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC0_SE22 | L |
|   | 1                | 2                | 3                 | 4                  | 5                  | 6                  | 7                  | 8                  | 9                 | 10                                               | 11                                               |   |

**Figure 48. K80 121 WLCSP Pinout Diagram**

## NOTE

The 121-pin WLCSP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Visit [freescale.com/KPYW](http://freescale.com/KPYW) for more details.

## 6 Ordering parts



## 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: MK80.

## 7 Part identification

### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description               | Values                                                                                                                                                                                     |
|-------|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status      | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>                                                                   |
| K##   | Kinetis family            | <ul style="list-style-type: none"> <li>K80</li> </ul>                                                                                                                                      |
| A     | Key attribute             | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>                                                                               |
| M     | Flash memory type         | <ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>                                                                         |
| FFF   | Program flash memory size | <ul style="list-style-type: none"> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> <li>2M0 = 2 MB</li> </ul> |

*Table continues on the next page...*

| Field | Description                 | Values                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>• Z = Initial</li> <li>• (Blank) = Main</li> <li>• A = Revision after main</li> </ul>                                                                                                                                                                                                                                                                                                                                                                            |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>• V = -40 to 105</li> <li>• C = -40 to 85</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                             |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>• FM = 32 QFN (5 mm x 5 mm)</li> <li>• FT = 48 QFN (7 mm x 7 mm)</li> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> <li>• MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>• LK = 80 LQFP (12 mm x 12 mm)</li> <li>• LL = 100 LQFP (14 mm x 14 mm)</li> <li>• MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>• DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm)</li> <li>• LQ = 144 LQFP (20 mm x 20 mm)</li> <li>• MD = 144 MAPBGA (13 mm x 13 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>• 5 = 50 MHz</li> <li>• 7 = 72 MHz</li> <li>• 10 = 100 MHz</li> <li>• 12 = 120 MHz</li> <li>• 15 = 150 MHz</li> <li>• 18 = 180 MHz</li> </ul>                                                                                                                                                                                                                                                                                                                    |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>• R = Tape and reel</li> <li>• (Blank) = Trays</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                        |

## 7.4 Example

This is an example part number:

MK80FN256VLL15

## 8 Terminology and guidelines

### 8.1 Definitions

Key terms are defined in the following table:

| Term   | Definition                                                                                                                                                                                                                                                                                                   |
|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Rating | <p>A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:</p> <ul style="list-style-type: none"> <li>• <i>Operating ratings</i> apply during operation of the chip.</li> <li>• <i>Handling ratings</i> apply when the chip is not powered.</li> </ul> |

*Table continues on the next page...*

| Term                  | Definition                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                       | <b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.                                                                                                                                                                                                                                                                                            |
| Operating requirement | A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip                                                                                                                                                                                                                                                 |
| Operating behavior    | A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions                                                                                                                                                                                                                                                            |
| Typical value         | A specified value for a technical characteristic that: <ul style="list-style-type: none"> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the <a href="#">typical-value conditions</a> or other specified conditions</li> </ul> <b>NOTE:</b> Typical values are provided as design guidelines and are neither tested nor guaranteed. |

## 8.2 Examples

*Operating rating:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | −0.3 | 1.2  | V    |

*Operating requirement:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

*Operating behavior that includes a typical value:*

| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|------------------------------------------|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | μA   |



## 8.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

## Revision History

| Symbol          | Description          | Value | Unit |
|-----------------|----------------------|-------|------|
| T <sub>A</sub>  | Ambient temperature  | 25    | °C   |
| V <sub>DD</sub> | 3.3 V supply voltage | 3.3   | V    |

## 8.4 Relationship between ratings and operating requirements



## 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 9 Revision History

The following table provides a revision history for this document.

**Table 66. Revision History**

| Rev. No. | Date    | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0        | 08/2014 | Initial Release                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 1        | 09/2014 | <ul style="list-style-type: none"> <li>Updated dimensions of 121 WLCSP package drawing</li> <li>Updated instances of I2S module to one</li> <li>Updated the maximum number of I/Os</li> <li>Removed DDR specs all over the datasheet</li> <li>Updated Voltage and Current Operating behaviors table</li> <li>Updated QuadSPI input timing (SDR mode) diagram</li> <li>Updated 35 pf load to load of 15pf (1.8V), 35pf (3V)</li> <li>Updated Notes in QuadSPI AC specifications section</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 2        | 03/2015 | <ul style="list-style-type: none"> <li>Updated frequencies of footnotes of Power Consumption Operating behaviors table</li> <li>Added entry of VDDIO in Voltage and current operating requirements</li> <li>Updated the footnotes of Voltage and current operating ratings</li> <li>Updated the description of <math>I_{pll}</math> in MCG specs</li> <li>Updated the minimum value of FB4 in Flexbus limited voltage range switching specifications table</li> <li>Updated the minimum value of D5 in SDRAM Timing (Limited voltage range) table</li> <li>Added SD1 clock frequencies for high speed</li> <li>Updated the package size of 121 XFBGA to 8x8x0.5mm with a 0.65mm pitch</li> <li>Added Recommended POR sequencing topic</li> <li>Updated the typical values of Power consumption operating behaviors table</li> <li>Updated the Run mode supply current vs. core frequency diagram</li> <li>Updated the number of I2C instances in front matter and deleted "0" after LPUART</li> <li>Updated VLPR mode supply current vs. core frequency figure</li> </ul>                                                                                                                                                                                                                                                                                                   |
| 3        | 05/2015 | <ul style="list-style-type: none"> <li>Added maximum number of I/Os in the Ordering Information table.</li> <li>Updated 'Voltage and current operating ratings' table.</li> <li>Updated 'Voltage and current operating requirements' table. <ul style="list-style-type: none"> <li>Added rows for <math>V_{IH\_E}</math>, <math>V_{IL\_E}</math>, and <math>V_{HYS\_E}</math>.</li> <li>Removed <math>I_{ICAI0}</math> parameter description from the table.</li> <li>Removed positive current injection specifications from <math>I_{ICcont}</math>.</li> <li>Updated footnotes.</li> </ul> </li> <li>Updated 'Voltage and current operating behaviors' table.</li> <li>Updated Max. values in the 'Power mode transition operating behaviors' table.</li> <li>Corrected Typ. values of <math>I_{DD\_LLS2}</math> and <math>I_{DD\_LLS3}</math> in 'Power consumption operating behaviors' table.</li> <li>Updated 'General switching specifications' table.</li> <li>Updated 'Thermal operating requirements' table to include footnotes.</li> <li>Updated Typ. and Max. values of the <math>f_{dco\_t}</math> parameter in the 'MCG Specifications' table.</li> <li>Updated Max. values for SD1 (fpp) and SD6 in the 'SDHC full voltage range switching specifications' table and for SD6 in the 'SDHC limited voltage range switching specifications' table.</li> </ul> |
| 4        | 09/2015 | <ul style="list-style-type: none"> <li>Updated part numbers.</li> <li>Updated Related Resources table to include package drawing numbers and other relevant resource information.</li> <li>Updated title of section 2.2.2 to 'HVD, LVD and POR operating requirements'.</li> <li>Updated 'V<sub>DD</sub> supply LVD and POR operating requirements' table. <ul style="list-style-type: none"> <li>Added rows for <math>V_{HVDH}</math> and <math>V_{HVDL}</math>.</li> </ul> </li> <li>Updated 'Power consumption operating behaviors' table. <ul style="list-style-type: none"> <li>Updated Typ. values and Max. values.</li> <li>Added data for 105°C.</li> </ul> </li> <li>Updated IDD charts - Figure 6. Run mode supply current vs. core frequency and Figure 7. VLPR mode supply current vs. core frequency.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

**Table 66. Revision History**

| Rev. No. | Date | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |      | <ul style="list-style-type: none"> <li>Replaced section 2.2.6 'EMC radiated emissions operating behaviors' with 'Electromagnetic Compatibility (EMC) specifications'.</li> <li>Removed EZPort information from 'General switching specifications' table.</li> <li>Updated 100 LQFP and 121 XFBGA values in the 'Thermal attributes' table.</li> <li>Updated 'MCG specifications' table <ul style="list-style-type: none"> <li>Updated Typ. value of <math>\Delta f_{dco\_t}</math> from -1 to <math>\pm 1</math>.</li> <li>Removed <math>J_{acc\_fill}</math> data.</li> <li>Updated description of <math>I_{pll}</math> and their corresponding Typ. values.</li> <li>Updated Typ. values of <math>J_{cyc\_pll}</math> and <math>J_{acc\_pll}</math>.</li> </ul> </li> <li>Updated footnote 2 in 'SDRAM Timing (Full voltage range)' table - corrected maximum frequency of FB_CLK to 75MHz.</li> <li>Removed <math>I_{ALKG}</math> data from 'Comparator and 6-bit DAC electrical specifications' table.</li> <li>Updated Min and Max values of <math>S_{freq}</math> in the 'Timing Specifications, High Drive Strength' table.</li> <li>Updated the 'Timing Requirements for Power-down Sequence' table. <ul style="list-style-type: none"> <li>Added a footnote - "Frtclk is ERCLK32K, and this clock must be enabled during the power down sequence."</li> <li>Updated unit from ns to <math>\mu s</math>.</li> </ul> </li> <li>Added 121 WLCSP pin assignment information and diagram to the Pinout section.</li> </ul> |

**How to Reach Us:****Home Page:**[freescale.com](http://freescale.com)**Web Support:**[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2015 Freescale Semiconductor, Inc.