SMMS132D - JANUARY 1991 - REVISED JUNE 1995

Organization
TMANADDIZON

TM124BBK32...1 048 576 × 32 TM248CBK32...2 097 152 × 32

- Single 5-V Power Supply (±10 % Tolerance)
- 72-pin Single In-Line Memory Module (SIMM) for Use With Sockets
- TM124BBK32-Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248CBK32-Utilizes Sixteen 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Distributed Refresh Period 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines, In Four Blocks
- Presence Detect

Performance Ranges:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	tRAC	tCAC	WRITE
			CYCLE
	(MAX)	(MAX)	(MIN)
TM124BBK32-60	60 ns	15 ns	110 ns
TM124BBK32-70	70 ns	18 ns	130 ns
TM124BBK32-80	80 ns	20 ns	150 ns
TM248CBK32-60	60 ns	15 ns	110 ns
TM248CBK32-70	70 ns	18 ns	130 ns
TM248CBK32-80	80 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
 - TM124BBK32
 - TM248CBK32
- Tin-Lead (Solder) Tabbed Versions Available:
 - TM124BBK32S
 - TM248CBK32S

description

TM124BBK32

The TM124BBK32 is a dynamic random-access memory (DRAM) organized as four times 1048576×8 in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400, 1048576×4 -bit DRAMs, each in 20/26-lead plastic SOJ packages, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM124BBK32 is available in the single-sided BK leadless module for use with sockets.

The TM124BBK32 features \overline{RAS} access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

TM248CBK32

The TM248CBK32 is a dynamic random-access memory organized as four times 2097152×8 in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44400, 1048576×4 -bit dynamic RAMs, each in 20/26-lead plastic SOJ packages SOJs, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM248CBK32 is available in the double-sided BK leadless module for use with sockets.

The TM248CBK32 features RAS access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

operation

TM124BBK32

The TM124BBK32 operates as eight TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM124BBK32 dictates the use of early write cycles to prevent contention on D and Q.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS132D - JANUARY 1991 - REVISED JUNE 1995

TM248CBK32

The TM248CBK32 operates as sixteen TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM248CBK32 dictates the use of early write cycles to prevent contention on D and Q.

refresh

Refresh period is extended to 16 ms and, during this period, each of the 1024 rows must be strobed with RAS in order to retain data. A0-A9 address lines must be refreshed every 16 ms as required by the TMS44400 DRAM. CAS can remain high during the refresh sequence to conserve power.

single in-line memory module and components

PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124BBK32 AND TM248CBK32: Nickel plate and gold plate over copper. Contact area for TM124BBK32S AND TM248CBK32S: Nickel plate and tin-lead over copper.



BK SINGLE IN-LINE MEMORY MODU	LE TN	1124BBK32	2T		TM248	CBK32T
(TOP VIEW)	(3)	SIDE VIEW)		(SIDE	VIEW)
VSS DQ0 DQ16 3 DQ16 3 DQ17 5 DQ2 6 DQ18 7 DQ2 DQ19 9 VCC 110 A4 DQ19 CQ2 DQ14 A3 DQ19 DQ4 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20						
NC NC 337 NC SS 38 CAS0 40 CAS2 41 CAS2 41 CAS3 42 CAS3 42 CAS1 43 RAS0 44 RAS1 45 NC 46 NC 48 DQ24 50 DQ29 51 DQ25 52 DQ10 53 DQ11 55 DQ10 53 DQ26 54 DQ11 55 DQ27 56 DQ11 55 DQ27 56 DQ11 55 DQ27 56 DQ11 55 DQ28 68 VCC 59 DQ13 61 DQ30 62 DQ13 61 DQ31 64 DQ31 64 DQ31 65 NC 66 PD1 PD2 68 PD4 70 NC 71 VSS +	A0-A9 CAS0-CA DQ0-DQ3 NC PD1- PD4 RAS0-RA VCC VSS W SIGNAL (PIN) TM124BBK32	.S3 31 4 .S3	PD1 (67) VSS VSS NC NC	Data In/L No Conn Presence Row-Add 5-V Supp Ground Write Ena	Address Str Data Out ection e Detects dress Strobe	
† The packages shown here are not drawn to scale.		-				




functional block diagram (for TM124BBK32 and TM248CBK32, Side 1)





functional block diagram (for TM248CBK32, Side 2)



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT

DYNAMIC RAM MODULE SMMS132D - JANUARY 1991 - REVISED JUNE 1995

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1) – 1 V to	7 V
Voltage range on V _{CC} (see Note 1) – 1 V to	7 V
Short-circuit output current	mΑ
Power dissipation	3 W
Operating free-air temperature range, T _A	0°C
Storage temperature range, T _{stg} – 55°C to 129	5°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	'124BB	K32-60	'124BBI	< 32-70	'124BBk	(32-80	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ι _Ι	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		±10		±10		±10	μА
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high $V_{O} = 0$ V to V_{CC} ,		±10		±10		±10	μА
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		840		720		640	mA
laga	Standby current	After 1 memory cycle, RAS and CAS high, VIH=2.4 V (TTL)		16		16		16	mA
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		8		8		8	IIIA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		840		720		640	mA
I _{CC4}	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{minimum}, $ $CAS \text{ cycling}$		720		640		560	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$



NOTE 1: All voltage values are with respect to VSS.

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'248CB	'248CBK32-60		(32-70	32-70 '248CBK32-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_I = 0 \text{ V to 6.5 V},$ All other pins = 0 V to V_{CC}		±20		±20		±20	μА
lo	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high $V_{O} = 0$ V to V_{CC} ,		±20		±20		±20	μА
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		856		736		656	mA
loos	Standby current	After 1 memory cycle, RAS and CAS high, V _{IH} =2.4 V (TTL)		32		32		32	mA
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		16		16		16	IIIA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		1680		1440		1280	mA
I _{CC4}	Average page current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{minimum}, $		736		656		576	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL 4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

capacitance over recommended ranges of supply voltage and operating free-air temperature f = 1 MHz (see Note 5)

		'124B	3K32	'248CI	UNIT	
		MIN	MAX	MIN	MAX	UNII
C _{i(A)}	Input capacitance, address inputs		40		80	pF
C _{i(R)}	Input capacitance, RAS		28		28	pF
C _{i(C)}	Input capacitance, CAS		14		28	pF
C _{i(W)}	Input capacitance, W		56		112	pF
C _{o(DQ)}	Output capacitance on DQ pins		7		14	pF

NOTE 5: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'124BBK32-60 '248CBK32-60		'124BBK32-70 '248CBK32-70		<32-80 <32-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column-address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low Z	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: $t_{\mbox{OFF}}$ is specified when the output is no longer driven.



SMMS132D - JANUARY 1991 - REVISED JUNE 1995

timing requirements over recommended range of supply voltage and operating free-air temperature

			'124BBK32-60 '248CBK32-60		K32-70 K32-70		K32-80 K32-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
tCP	Pulse duration, CAS high	10		10		10		ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data	0		0		0		ns
tRCS	Setup time, read before CAS low	0		0		0		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
twsr	Setup time, W high (CBR refresh only)	10		10		10		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t _{RWL}	Setup time, W low before RAS high	15		18		20		ns
twrs	Setup time, W low (test mode only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	10		15		15		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
tAR	Hold time, column address after RAS low (see Note 9)	50		55		60		ns
tDHR	Hold time, data after RAS low (see Note 9)	50		55		60		ns
tDH	Hold time, data	10		15		15		ns
tRCH	Hold time, read after CAS high (see Note 10)	0		0		0		ns
tRRH	Hold time, read after RAS high (see Note 10)	0		0		0		ns
tWCH	Hold time, write after CAS low	15		15		15		ns
tWHR	Hold time, \overline{W} high (CBR refresh only)	10		10		10		ns
twcr	Hold time, write after RAS low	50		55		60		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
^t RCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
tRAD	Delay time, RAS low to column address (see Note 11)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns

NOTES: 7. All cycle times assume $t_T = 5$ ns.

- 8. To assure tpLmin, tASC should be ≥ 5 ns.
- 9. The minimum value is measured when $t_{\mbox{RCD}}$ is set to $t_{\mbox{RCD}}$ min as a reference.
- 10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 11. Maximum value specified only to assure access time.




SMMS132D - JANUARY 1991 - REVISED JUNE 1995

timing requirements over recommended range of supply voltage and operating free-air temperature (concluded)

		'124BBK32-60 '248CBK32-60				'124BBK32-70 '248CBK32-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
tCAL	Delay time, column address to CAS high	30		35		40		ns		
tRPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns		
tRSH	Delay time, CAS low to RAS high	15		18		20		ns		
t _{TAA}	Access time from address (test mode)	35		40		45		ns		
^t TRAC	Access time from RAS (test mode)	65		75		85		ns		
^t TCPA	Access time from column precharge (test mode)	40		45		50		ns		
tREF	Refresh time interval		16		16		16	ms		
tT	Transition time	2	50	2	50	2	50	ns		

device symbolization (TM124BBK32 illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE SMMS132D – JANUARY 1991 – REVISED JUNE 1995



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated