SCAS207 - D4016, APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Ceramic 300-mil DIPs

description


The 'ACT11470 is an 8-bit registered bus transceiver that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. Separate clock (CLKAB or CLKBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data to B. If both CEAB and CLKAB are low, then the B port presents the level of the A port prior to the most recent low-to-high transition of CLKAB. Data flow from B to A is similar, but requires the use of CEBA, CLKBA, and OEBA inputs.


To avoid false clocking of the flip-flops, \overline{CEAB} and \overline{CEBA} should not be switched from low to high while CLK is low.

The 54ACT11470 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11470 is characterized for operation from -40°C to 85°C.

54ACT11470 . . . JT PACKAGE 74ACT11470 . . . DW PACKAGE (TOP VIEW)



54AC11470 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE†

	INPUTS					
CEAB	CLKAB	OEAB	Α	В		
Н	Х	Х	Х	Z		
Х	Χ	Н	X	Z		
L	L	L	Χ	в ₀ ‡		
L	\uparrow	L	L	L		
L	1	L	Н	Н		

[†] A-to-B data flow is shown: B-to-A flow is similar but uses CEBA, CLKBA, and OEBA.

EPIC is a trademark of Texas Instruments Incorporated.



[‡] Output level before the indicated steady-state input conditions were established.

SCAS207 - D4016, APRIL 1993

logic symbol† logic diagram (positive logic) OEBA 28 EN3 **OEBA** 1 CEBA 1 CEBA G1 27 **CLKBA** > 1C5 CLKBA -15 OEAB 15 OEAB EN4 14 CEAB G2 CEAB 16 **CLKAB** > 2C6 **CLKAB** 26 ⊽ 3 5D В1 **A1** A1 2 26 -B1 6D 4 ▽ 1D 25 **A2** B2 4 24 **A3 B3** 23 **B4 A4** 20 10 **A5 B5** 11 19 A6 **B6** 12 18 Α7 В7 To Seven Other Channels 13 **B8 A8**

Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 to 7 V
Input voltage range, V _I (see Note 1)	$0.5 \text{ to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1) –0	$0.5 \text{ to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS207 - D4016, APRIL 1993

recommended operating conditions (see Note 2)

		54ACT11470		74ACT11470			UNIT	
	MIN NOM		NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2	Ú	< n	2			V
V _{IL}	Low-level input voltage		FL	0.8			0.8	V
VI	Input voltage	0	2	VCC	0		VCC	V
VO	Output voltage	0	Ç)	VCC	0		VCC	V
IOH	High-level output current	~	2	-24			-24	mA
lOL	Low-level output current	N.	,	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETER	TEST CONDITIONS		Т,	Δ = 25°C	;	54AC1	T11470	74ACT11470		UNIT	
PARAMETER		TEST CONDITIONS	v _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}		I _{OH} = - 24 mA	4.5 V	3.94			3.7		3.8		V	
VOH		IOH = - 24 IIIA	5.5 V	4.94			4.7		4.8		V	
		I _{OH} = - 50 mA [†]	5.5 V				3.85					
		I _{OH} = -75 mA [†]	5.5 V						3.85			
		Io 50 uA	4.5 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	٧	
\/		I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44		
VOL			5.5 V			0.36	Ć	0.5		0.44		
		I _{OL} = 50 mA [†]	5.5 V				200	1.65				
		I _{OL} = 75 mA [†]	5.5 V				20			1.65		
II	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
l _{OZ} ‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔI _{CC} §		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5						pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

54ACT11470, 74ACT11470 8-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS207 - D4016, APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	54ACT	11470	74ACT	11470	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	90	0	90	0	90	MHz
t _W	Pulse duration	CLK high or low	5.5		5.5	.C.	5.5		ns
	Saturations	Data before CLK↑	2		20		2		
t _{su}	Setup time	Data before CEAB↑ or CEBA↑	2		2	,	2		ns
th Hold time		Data after CLK↑	3		3		3		no
t _h	noia time	Data after CEAB↑ or CEBA↑	3		3		3		ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T _A = 25°C		54ACT11470		74ACT11470		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
f _{max}			90			90		90		MHz	
^t PLH	CLKAB or CLKBA	A or B	3.4	7.3	9	3.4	10.7	3.4	10.1	ns	
^t PHL	CLNAB OF CLNBA	AOIB	4.2	8.3	10.2	4.2	12	4.2	11.4	115	
^t PZH	OFAR OFRA	B or A	3	7	9.5	3 🗸	11.5	3	10.5	ns	
t _{PZL}	OEAB or OEBA		4.3	8.6	11.4	4.3	15	4.3	13.7	115	
^t PHZ	<u> </u>	B or A	4.5	7.9	9.6	4.5	11	4.5	10.5	ns	
tPLZ	OEAB or OEBA	BOIA	5.1	7.7	9.5	5.1	10.7	5.1	10.2	115	
^t PZH	CEAB or CEBA	B or A	3.4	7.3	10	3.4	12	3.4	11.1	ns	
^t PZL	CEAR OF CERA	D UI A	DOLA	4.6	9	11.9	4.6	15.5	4.6	14.2	115
^t PHZ	CEAB or CEBA	B or A	4.8	7.9	9.9	4.8	11.4	4.8	10.9	ns	
tPLZ	CLAB OF CEDA	B or A	5.1	7.9	9.8	5.1	11.2	5.1	10.7	115	


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER			TEST CONDITIONS	TYP	UNIT
C .	Power dissipation capacitance per transceiver	Outputs enabled	C ₁ = 50 pF, f = 1 MHz	41	pF
Cpd	1 ower dissipation capacitance per transceiver	Outputs disabled	OL = 30 β1, 1 = 1 W112	27	рі


PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND









NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} = 3 \text{ ns}$, $t_{f} = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated