

# SN54ABTH16460, SN74ABTH16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Impedance State During Power Up and Power Down
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABTH16460 are 4-bit to 1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices also are useful in memory-interleaving applications.

Five 4-bit I/O ports ( $1A-4A$ ,  $1B1-4$ ,  $2B1-4$ ,  $3B1-4$ , and  $4B1-4$ ) are available for address and/or data transfer. The output-enable ( $\overline{OEB}$ ,  $\overline{OEB1}-\overline{OEB4}$ , and  $\overline{OEA}$ ) inputs control the bus-transceiver functions. These control signals also allow 4-bit or 16-bit control, depending on the  $\overline{OEB}$  level.

SN54ABTH16460 . . . WD PACKAGE  
SN74ABTH16460 . . . DGG OR DL PACKAGE  
(TOP VIEW)

|                  |    |    |                   |
|------------------|----|----|-------------------|
| LEAB1            | 1  | 56 | $\overline{OEB1}$ |
| LEAB2            | 2  | 55 | $\overline{OEB2}$ |
| LEBA             | 3  | 54 | SEL0              |
| GND              | 4  | 53 | GND               |
| LEB1             | 5  | 52 | 1B1               |
| LEB2             | 6  | 51 | 1B2               |
| $V_{CC}$         | 7  | 50 | $V_{CC}$          |
| CLKBA            | 8  | 49 | 1B3               |
| $\overline{OEB}$ | 9  | 48 | 1B4               |
| CLKAB            | 10 | 47 | 2B1               |
| GND              | 11 | 46 | GND               |
| 1A               | 12 | 45 | 2B2               |
| 2A               | 13 | 44 | 2B3               |
| CE_SEL0          | 14 | 43 | 2B4               |
| CE_SEL1          | 15 | 42 | 3B1               |
| 3A               | 16 | 41 | 3B2               |
| 4A               | 17 | 40 | 3B3               |
| GND              | 18 | 39 | GND               |
| CLKENAB          | 19 | 38 | 3B4               |
| CLKENB           | 20 | 37 | 4B1               |
| CLKENBA          | 21 | 36 | 4B2               |
| $V_{CC}$         | 22 | 35 | $V_{CC}$          |
| LEB3             | 23 | 34 | 4B3               |
| LEB4             | 24 | 33 | 4B4               |
| GND              | 25 | 32 | GND               |
| $\overline{OEA}$ | 26 | 31 | SEL1              |
| LEAB3            | 27 | 30 | $\overline{OEB3}$ |
| LEAB4            | 28 | 29 | $\overline{OEB4}$ |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN54ABTH16460, SN74ABTH16460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

#### description (continued)

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock enable is low and the corresponding latch enable is low, data can be clocked on the low-to-high transition of the clock. When either the clock enable or the corresponding latch enable is high, the clock is a don't care.

Four select pins (SEL0, SEL1, CE\_SEL0, and CE\_SEL1) are provided to multiplex data (A port), or to select one of four clock enables (B port). This allows the user the flexibility of controlling one bit at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH16460 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABTH16460 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

#### Function Tables

A-TO-B OUTPUT ENABLE<sup>†</sup>

| INPUTS           |                   | OUTPUT<br>Bn |
|------------------|-------------------|--------------|
| $\overline{OEB}$ | $\overline{OEBn}$ |              |
| H                | H                 | Z            |
| H                | L                 | Z            |
| L                | H                 | Z            |
| L                | L                 | Active       |

<sup>†</sup> n = 1, 2, 3, 4

A-TO-B STORAGE  
(assuming  $\overline{OEB} = \text{L}$ ,  $\overline{OEBn} = \text{L}$ )<sup>‡</sup>

| INPUTS  |         |         |        |       |       |       |       | OUTPUTS        |                |                |                |
|---------|---------|---------|--------|-------|-------|-------|-------|----------------|----------------|----------------|----------------|
| CLKENAB | CE_SEL1 | CE_SEL0 | CLKAB  | LEAB1 | LEAB2 | LEAB3 | LEAB4 | B1             | B2             | B3             | B4             |
| X       | X       | X       | H or L | H     | L     | L     | L     | A              | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> |
| X       | X       | X       | H or L | H     | H     | H     | L     | A              | A              | A              | A <sub>0</sub> |
| L       | X       | X       | L      | L     | L     | L     | L     | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> |
| L       | L       | L       | ↑      | L     | L     | L     | L     | A              | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> |
| L       | L       | H       | ↑      | L     | L     | L     | L     | A <sub>0</sub> | A              | A <sub>0</sub> | A <sub>0</sub> |
| L       | H       | L       | ↑      | L     | L     | L     | L     | A <sub>0</sub> | A <sub>0</sub> | A              | A <sub>0</sub> |
| L       | H       | H       | ↑      | L     | L     | L     | L     | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> | A              |
| H       | X       | X       | ↑      | L     | L     | L     | L     | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> | A <sub>0</sub> |

<sup>‡</sup> This table does not cover all the latch-enable cases since they have similar results.



SN54ABTH16460, SN74ABTH16460  
4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS  
WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

Function Tables (Continued)

B-TO-A STORAGE  
(before point P)

| INPUTS                     |       |      |      |      |      |      |      | P               |
|----------------------------|-------|------|------|------|------|------|------|-----------------|
| $\overline{\text{CLKENB}}$ | CLKBA | LEB1 | LEB2 | LEB3 | LEB4 | SEL1 | SEL0 |                 |
| X                          | X     | H    | L    | L    | L    | L    | L    | B1              |
| X                          | X     | L    | H    | L    | L    | L    | H    | B2              |
| X                          | X     | L    | L    | H    | L    | H    | L    | B3              |
| X                          | X     | L    | L    | L    | H    | H    | H    | B4              |
| L                          |       |      |      |      |      | L    | L    | B1              |
|                            |       |      |      |      |      | L    | H    | B2              |
|                            |       |      |      |      |      | H    | L    | B3              |
|                            |       |      |      |      |      | H    | H    | B4              |
| L                          |       |      |      |      |      | L    | L    | B1 <sup>†</sup> |
|                            |       |      |      |      |      | L    | H    | B2 <sup>†</sup> |
|                            |       |      |      |      |      | H    | L    | B3 <sup>†</sup> |
|                            |       |      |      |      |      | H    | H    | B4 <sup>†</sup> |

<sup>†</sup> Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE  
(after point P)

| INPUTS                      |       |      |                                    |   | OUTPUT<br>A                 |
|-----------------------------|-------|------|------------------------------------|---|-----------------------------|
| $\overline{\text{CLKENBA}}$ | CLKBA | LEBA | $\overline{\text{OE\overline{A}}}$ | B |                             |
| X                           | X     | X    | H                                  | X | Z                           |
| X                           | X     | H    | L                                  | L | L                           |
| X                           | X     | H    | L                                  | H | H                           |
| H                           | X     | L    | L                                  | X | A <sub>0</sub> <sup>†</sup> |
| L                           | ↑     | L    | L                                  | L | L                           |
| L                           | ↑     | L    | L                                  | H | H                           |
| L                           | L     | L    | L                                  | X | A <sub>0</sub> <sup>†</sup> |

<sup>†</sup> Output level before the indicated steady-state input conditions were established


# SN54ABTH16460, SN74ABTH16460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

#### logic diagram (positive logic)



# SN54ABTH16460, SN74ABTH16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                                           |                 |
|---------------------------------------------------------------------------|-----------------|
| Supply voltage range, $V_{CC}$                                            | –0.5 V to 7 V   |
| Input voltage range, $V_I$ (except I/O ports) (see Note 1)                | –0.5 V to 7 V   |
| Voltage range applied to any output in the high or power-off state, $V_O$ | –0.5 V to 5.5 V |
| Current into any output in the low state, $I_O$ : SN54ABTH16460           | 96 mA           |
| SN74ABTH16460                                                             | 128 mA          |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                               | –18 mA          |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )                              | –50 mA          |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package        | 81°C/W          |
| DL package                                                                | 74°C/W          |
| Storage temperature range, $T_{stg}$                                      | –65°C to 150°C  |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

## recommended operating conditions (see Note 3)

|                          |                                    |                 | SN54ABTH16460 |          | SN74ABTH16460 |          | UNIT |
|--------------------------|------------------------------------|-----------------|---------------|----------|---------------|----------|------|
|                          |                                    |                 | MIN           | MAX      | MIN           | MAX      |      |
| $V_{CC}$                 | Supply voltage                     |                 | 4.5           | 5.5      | 4.5           | 5.5      | V    |
| $V_{IH}$                 | High-level input voltage           |                 | 2             |          | 2             |          | V    |
| $V_{IL}$                 | Low-level input voltage            |                 |               | 0.8      |               | 0.8      | V    |
| $V_I$                    | Input voltage                      |                 | 0             | $V_{CC}$ | 0             | $V_{CC}$ | V    |
| $I_{OH}$                 | High-level output current          |                 |               | –24      |               | –32      | mA   |
| $I_{OL}$                 | Low-level output current           |                 |               | 48       |               | 64       | mA   |
| $\Delta t/\Delta v$      | Input transition rise or fall rate | Outputs enabled |               | 10       |               | 10       | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate                 |                 | 200           |          | 200           |          | μs/V |
| $T_A$                    | Operating free-air temperature     |                 | –55           | 125      | –40           | 85       | °C   |

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

# SN54ABTH16460, SN74ABTH16460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER             |                | TEST CONDITIONS                                                                      |                          | T <sub>A</sub> = 25°C |      |      | SN54ABTH16460 |      | SN74ABTH16460 |      | UNIT |
|-----------------------|----------------|--------------------------------------------------------------------------------------|--------------------------|-----------------------|------|------|---------------|------|---------------|------|------|
|                       |                |                                                                                      |                          | MIN                   | TYP† | MAX  | MIN           | MAX  | MIN           | MAX  |      |
| V <sub>IK</sub>       |                | V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = −18 mA                                     |                          | −1.2                  |      |      | −1.2          |      | −1.2          |      | V    |
| V <sub>OH</sub>       |                | V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = −3 mA                                     |                          | 2.5                   |      |      | 2.5           |      | 2.5           |      | V    |
|                       |                | V <sub>CC</sub> = 5 V, I <sub>OH</sub> = −3 mA                                       |                          | 3                     |      |      | 3             |      | 3             |      |      |
|                       |                | V <sub>CC</sub> = 4.5 V                                                              | I <sub>OH</sub> = −24 mA | 2                     |      |      | 2             |      |               |      |      |
|                       |                |                                                                                      | I <sub>OH</sub> = −32 mA | 2*                    |      |      |               |      | 2             |      |      |
| V <sub>OL</sub>       |                | V <sub>CC</sub> = 4.5 V                                                              | I <sub>OL</sub> = 48 mA  | 0.36                  |      |      | 0.5           |      |               |      | V    |
|                       |                |                                                                                      | I <sub>OL</sub> = 64 mA  | 0.55*                 |      |      |               |      | 0.55          |      |      |
| V <sub>hys</sub>      |                |                                                                                      |                          | 100                   |      |      |               |      |               |      | mV   |
| I <sub>I</sub>        | Control inputs | V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND                |                          | ±1                    |      |      | ±1            |      | ±1            |      | μA   |
|                       | A or B ports   | V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND            |                          | ±20                   |      |      | ±20           |      | ±20           |      |      |
| I <sub>I</sub> (hold) | A or B ports   | V <sub>CC</sub> = 4.5 V                                                              | V <sub>I</sub> = 0.8 V   | 75                    | 500  | 75   | 500           | 75   | 500           | μA   |      |
|                       |                |                                                                                      | V <sub>I</sub> = 2 V     | −75                   | −500 | −75  | −500          | −75  | −500          |      |      |
| I <sub>OZPU</sub> ‡   |                | V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ = X   |                          | ±50                   |      |      | ±50           |      | ±50           |      | μA   |
| I <sub>OZPD</sub> ‡   |                | V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ = X   |                          | ±50                   |      |      | ±50           |      | ±50           |      | μA   |
| I <sub>off</sub>      |                | V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V                        |                          | ±100                  |      |      |               |      | ±100          |      | μA   |
| I <sub>CEX</sub>      |                | V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V                                      | Outputs high             | 50                    |      |      | 50            |      | 50            |      | μA   |
| I <sub>O</sub> §      |                | V <sub>CC</sub> = 5.5 V,                                                             | V <sub>O</sub> = 2.5 V   | −50                   | −100 | −200 | −50           | −200 | −50           | −200 | mA   |
| I <sub>CC</sub>       |                | V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND | Outputs high             | 1.5                   |      |      | 1.5           |      | 1.5           |      | mA   |
|                       |                |                                                                                      | A outputs low            | 10                    |      |      | 10            |      | 10            |      |      |
|                       |                |                                                                                      | B outputs low            | 32                    |      |      | 32            |      | 32            |      |      |
|                       |                |                                                                                      | Outputs disabled         | 1.5                   |      |      | 1.5           |      | 1.5           |      |      |
| ΔI <sub>CC</sub> ¶    |                | V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND  |                          | 1.5                   |      |      | 1.5           |      | 1.5           |      | mA   |
| C <sub>i</sub>        | Control inputs | V <sub>I</sub> = 2.5 V or 0.5 V                                                      |                          | 8                     |      |      |               |      |               |      | pF   |
| C <sub>io</sub>       | A or B ports   | V <sub>O</sub> = 2.5 V or 0.5 V                                                      |                          | 3.5                   |      |      |               |      |               |      | pF   |

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This parameter is characterized but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**SN54ABTH16460, SN74ABTH16460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

|                    |                 |                                       | SN54ABTH16460    |     | SN74ABTH16460 |     | UNIT |
|--------------------|-----------------|---------------------------------------|------------------|-----|---------------|-----|------|
|                    |                 |                                       | MIN              | MAX | MIN           | MAX |      |
| $f_{\text{clock}}$ | Clock frequency |                                       | 0                | 160 | 0             | 160 | MHz  |
| $t_w$              | Pulse duration  | CLKAB high or low                     | 3.8              |     | 3.8           |     | ns   |
|                    |                 | CLKBA high or low                     | 4.5              |     | 4.5           |     |      |
|                    |                 | LEAB1, 2, 3, or 4 high                | 2.2              |     | 2.2           |     |      |
|                    |                 | LEBA high                             | 2.1              |     | 2.1           |     |      |
|                    |                 | LEB1, 2, 3, or 4 high                 | 2.4              |     | 2.4           |     |      |
| $t_{\text{su}}$    | Setup time      | Before CLKAB $\uparrow$               | A bus            | 2.5 | 2.5           |     | ns   |
|                    |                 |                                       | CE_SEL0/1        | 3.2 | 3.2           |     |      |
|                    |                 |                                       | CLKENAB          | 3.2 | 3.2           |     |      |
|                    |                 | Before LEAB1, 2, 3, or 4 $\downarrow$ | A bus            | 3.6 | 3.6           |     |      |
|                    |                 |                                       | B bus            | 3.8 | 3.8           |     |      |
|                    |                 |                                       | CLKENB           | 2.3 | 2.3           |     |      |
|                    |                 | Before CLKBA $\uparrow$               | CLKENBA          | 2.5 | 2.5           |     |      |
|                    |                 |                                       | LEB1, 2, 3, or 4 | 4.3 | 4.3           |     |      |
|                    |                 |                                       | SEL0/1           | 4.5 | 4.5           |     |      |
|                    |                 | Before LEB1, 2, 3, or 4 $\downarrow$  | B bus            | 3.2 | 3.2           |     |      |
|                    |                 |                                       | B bus            | 4   | 4             |     |      |
|                    |                 |                                       | LEB1, 2, 3, or 4 | 4.4 | 4.4           |     |      |
| $t_h$              | Hold time       | After CLKAB $\uparrow$                | A bus            | 0.5 | 0.5           |     | ns   |
|                    |                 |                                       | CE_SEL0/1        | 1.1 | 1.1           |     |      |
|                    |                 |                                       | CLKENAB          | 0.5 | 0.5           |     |      |
|                    |                 | After LEAB1, 2, 3, or 4 $\downarrow$  | A bus            | 1.2 | 1.2           |     |      |
|                    |                 |                                       | B bus            | 1.3 | 1.3           |     |      |
|                    |                 |                                       | CLKENB           | 1   | 1             |     |      |
|                    |                 | After CLKBA $\uparrow$                | CLKENBA          | 1   | 1             |     |      |
|                    |                 |                                       | SEL0/1           | 0   | 0             |     |      |
|                    |                 | After LEB1, 2, 3, or 4 $\downarrow$   | B bus            | 1.5 | 1.5           |     |      |
|                    |                 |                                       | B bus            | 0.4 | 0.4           |     |      |
|                    |                 |                                       | SEL0/1           | 0.1 | 0.1           |     |      |
|                    |                 | After LEBA $\downarrow$               |                  |     |               |     |      |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABTH16460, SN74ABTH16460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT)                                                    | TO<br>(OUTPUT) | $V_{CC} = 5$ V,<br>$T_A = 25^\circ\text{C}$ |     |     | SN54ABTH16460 |     | SN74ABTH16460 |     | UNIT |
|------------------|--------------------------------------------------------------------|----------------|---------------------------------------------|-----|-----|---------------|-----|---------------|-----|------|
|                  |                                                                    |                | MIN                                         | TYP | MAX | MIN           | MAX | MIN           | MAX |      |
| $f_{\text{max}}$ |                                                                    |                | 160                                         |     |     | 160           |     | 160           |     | MHz  |
| $t_{\text{PLH}}$ | B                                                                  | A              | 2.5                                         | 3.6 | 5.9 | 2.5           | 7.1 | 2.5           | 6.5 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2                                           | 3.5 | 5.8 | 2             | 6.8 | 2             | 6.5 |      |
| $t_{\text{PZH}}$ | $\overline{\text{OEA}}$                                            | A              | 1.5                                         | 2.8 | 4.8 | 1.5           | 5.9 | 1.5           | 5.6 | ns   |
| $t_{\text{PZL}}$ |                                                                    |                | 1.5                                         | 2.6 | 4.6 | 1.5           | 5.5 | 1.5           | 5.2 |      |
| $t_{\text{PHZ}}$ | $\overline{\text{OEA}}$                                            | A              | 2.5                                         | 3.8 | 5.3 | 2.5           | 6   | 2.5           | 5.9 | ns   |
| $t_{\text{PLZ}}$ |                                                                    |                | 1.5                                         | 4.6 | 6.1 | 1.5           | 7   | 1.5           | 6.5 |      |
| $t_{\text{PLH}}$ | A                                                                  | B              | 2                                           | 3.2 | 5.2 | 2             | 6.2 | 2             | 5.7 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 1.5                                         | 3.1 | 5.2 | 1.5           | 6.1 | 1.5           | 5.7 |      |
| $t_{\text{PZH}}$ | $\overline{\text{OEB}}$                                            | B              | 1.5                                         | 3.3 | 5.7 | 1.5           | 6.7 | 1.5           | 6.4 | ns   |
| $t_{\text{PZL}}$ |                                                                    |                | 1.5                                         | 3.2 | 5.5 | 1.5           | 6.6 | 1.5           | 6.3 |      |
| $t_{\text{PHZ}}$ | $\overline{\text{OEB}}$                                            | B              | 3                                           | 4.7 | 6.3 | 3             | 7.1 | 3             | 7   | ns   |
| $t_{\text{PLZ}}$ |                                                                    |                | 2                                           | 4   | 5.5 | 2             | 6.6 | 2             | 6.1 |      |
| $t_{\text{PZH}}$ | $\overline{\text{OEB1}}, \overline{2}, \overline{3}, \overline{4}$ | B              | 1.5                                         | 3   | 5.2 | 1.5           | 6   | 1.5           | 5.8 | ns   |
| $t_{\text{PZL}}$ |                                                                    |                | 1.5                                         | 2.9 | 4.9 | 1.5           | 5.9 | 1.5           | 5.6 |      |
| $t_{\text{PHZ}}$ | $\overline{\text{OEB1}}, \overline{2}, \overline{3}, \overline{4}$ | B              | 2.5                                         | 4   | 5.7 | 2.5           | 6.2 | 2.5           | 6.1 | ns   |
| $t_{\text{PLZ}}$ |                                                                    |                | 1.5                                         | 3.5 | 4.8 | 1.5           | 5.8 | 1.5           | 5.3 |      |
| $t_{\text{PLH}}$ | CLKBA                                                              | A              | 1.5                                         | 4.2 | 6.7 | 1.5           | 8.1 | 1.5           | 7.4 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 1.5                                         | 4.4 | 6.9 | 1.5           | 8.4 | 1.5           | 7.7 |      |
| $t_{\text{PLH}}$ | CLKAB                                                              | B              | 2                                           | 3.4 | 5.6 | 2             | 6.8 | 2             | 6.2 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2                                           | 3.4 | 5.3 | 2             | 6.3 | 2             | 5.9 |      |
| $t_{\text{PLH}}$ | LEBA                                                               | A              | 2                                           | 3   | 5   | 2             | 6.1 | 2             | 5.6 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2                                           | 3.1 | 4.8 | 2             | 5.8 | 2             | 5.3 |      |
| $t_{\text{PLH}}$ | LEAB1, 2, 3, 4                                                     | B              | 2                                           | 3.2 | 5.2 | 2             | 6.3 | 2             | 5.8 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2                                           | 3.3 | 5   | 2             | 6.1 | 2             | 5.6 |      |
| $t_{\text{PLH}}$ | LEBA1, 2, 3, 4                                                     | A              | 2.5                                         | 4   | 6.5 | 2.5           | 7.8 | 2.5           | 7.2 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2.5                                         | 4   | 6.1 | 2.5           | 7.5 | 2.5           | 6.8 |      |
| $t_{\text{PLH}}$ | SEL                                                                | A              | 2                                           | 4.1 | 6.7 | 2             | 8.1 | 2             | 7.5 | ns   |
| $t_{\text{PHL}}$ |                                                                    |                | 2                                           | 3.8 | 6.2 | 2             | 7.3 | 2             | 6.9 |      |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN54ABTH16460, SN74ABTH16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207F – OCTOBER 1992 – REVISED MAY 1997


## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

**TAPE AND REEL INFORMATION**



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74ABTH16460DGGR | TSSOP        | DGG             | 56   | 2000 | 330.0              | 24.4               | 8.6     | 15.6    | 1.8     | 12.0    | 24.0   | Q1            |
| SN74ABTH16460DLR  | SSOP         | DL              | 56   | 1000 | 330.0              | 32.4               | 11.35   | 18.67   | 3.1     | 16.0    | 32.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABTH16460DGGR | TSSOP        | DGG             | 56   | 2000 | 346.0       | 346.0      | 41.0        |
| SN74ABTH16460DLR  | SSOP         | DL              | 56   | 1000 | 346.0       | 346.0      | 49.0        |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |                                                                    |
|-----------------------------|--------------------------------------------------------------------|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                    |                                                                          |
|--------------------|--------------------------------------------------------------------------|
| Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Medical            | <a href="http://www.ti.com/medical">www.ti.com/medical</a>               |
| Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
| Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated