



BIPOLAR ANALOG INTEGRATED CIRCUIT

μ PC2756TB

MIXER+OSCILLATOR SILICON MMIC FOR FREQUENCY DOWNCONVERTER OF L BAND WIRELESS RECEIVER

DESCRIPTION

The μ PC2756TB is a silicon monolithic integrated circuit designed as L band frequency downconverter for receiver stage of wireless systems. The IC consists of mixer and local oscillator. This IC operates at 3 V.

This IC is manufactured using Renesas 20GHz fr NESAT™ III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion/migration. Thus, this IC has excellent performance, uniformity and reliability.

FEATURES

- Wideband operation : $f_{RFIN} = 0.1$ to 2.0 GHz
- Supply voltage : $V_{CC} = 2.7$ to 3.3 V
- Low current consumption : $I_{CC} = 6.0$ mA TYP. @ $V_{CC} = 3.0$ V
- Minimized carrier leakage : Due to double balanced mixer
- Equable output impedance : Single-end push-pull IF amplifier
- Equable temperature-drift oscillator : Differential amplifier type oscillator
- High-density surface mounting : 6-pin super minimold package ($2.0 \times 1.25 \times 0.9$ mm)

APPLICATIONS

- Data carrier up to 2.0 GHz MAX.
- Wireless LAN up to 2.0 GHz MAX.

ORDERING INFORMATION


Part Number	Package	Marking	Supplying Form
μ PC2756TB-E3	6-pin super minimold	C1W	<ul style="list-style-type: none">• Embossed tape 8 mm wide• 1, 2, 3 pins face the perforation side of the tape• Qty 3 kpcs/reel

Remark To order evaluation samples, please contact your nearby sales office.
Part number for sample order: μ PC2756TB-A

Caution Electro-static sensitive devices

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with your nearby sales office for availability and additional information.

PIN CONNECTIONS




Pin No.	Pin Name
1	RFinput
2	GND
3	LO ₁
4	LO ₂
5	V _{cc}
6	IFoutput

PRODUCT LINE-UP (T_A = +25°C, V_{CC} = 3.0 V, Z_S = Z_L = 50 Ω)


Parameter Part Number	V _{cc} (V)	I _{cc} (mA)	0.9 GHz CG (dB)	1.6 GHz CG (dB)	0.9 GHz NF (dB)	1.6 GHz NF (dB)	f _{RFin} (GHz)	f _{IFout} (GHz)	f _{osc} (GHz)	Package
μPC2756T	2.7 to 3.3	6.0	14	14	10	13	0.1 to 2.0	10 to 300	to 2.2	6-pin minimold
μPC2756TB										6-pin super minimold

Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.

INTERNAL BLOCK DIAGRAM








Remark Oscillator tank circuit must be externally attached to LO₁ and LO₂ pins.

μ PC2756TB LOCATION EXAMPLE IN THE SYSTEM

This document is to be specified for μ PC2756TB. For the other part number mentioned in this document, please refer to the data sheet of each part number.

PIN EXPLANATION

Pin No.	Pin Name	Applied Voltage (V)	Pin Voltage (V) ^{Note}	Function and Application	Equivalent Circuit
1	RFinput	–	1.2	This pin is RF input for mixer designed as double balance type. This circuit contributes to suppress spurious signal with minimum LO and bias power consumption. Also this symmetrical circuit can keep specified performance insensitive to process-condition distribution. This pin must be externally coupled to front stage with capacitor for DC cut.	
2	GND	0	–	Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible.)	
3	LO ₁	–	1.2	These pins are both base-collector of oscillator. This oscillator is designed as differential amplifier type. 3 pin and 4 pin should be externally equipped with tank resonator circuit in order to oscillate with feedback loop. Also this symmetrical circuit can keep specified performance insensitive to process-condition distribution. Each pin must be externally coupled to tank circuit with capacitor for DC cut.	
4	LO ₂	–	1.2		
5	V _{CC}	2.7 to 3.3	–	Supply voltage 3.0 ± 0.3 V for operation. Must be connected bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.	
6	IFoutput	–	1.7	This pin is output from IF buffer amplifier designed as single-ended push-pull type. This pin is assigned for emitter follower output with low-impedance. This pin must be externally coupled to next stage with capacitor for DC cut.	

Note Pin voltage is measured at V_{CC} = 3.0 V

APPLICATION

This IC is guaranteed on the test circuit constructed with 50 Ω equipment and transmission line. This IC, however, does not have 50 Ω input/output impedance, but electrical characteristics such as conversion gain and intermodulation distortion are described herein on these conditions without impedance matching. So, you should understand that conversion gain and intermodulation distortion at input level will vary when you improve VS of RF input with external circuit (50 Ω termination or impedance matching).

External circuits of the IC are explained in a following application note.

- To RF and IF port: Application Note **“Usage and Application Characteristics of μ PC2757T, μ PC2758T and μ PC8112T, 3-V Power Supply, 1.9-GHz Frequency Down Converter ICs for Cellular/Cordless Telephone and Portable Wireless Communication”(P11997E)**

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	V_{CC}	$T_A = +25^\circ\text{C}$	5.5	V
Power Dissipation	P_D	Mounted on double-sided copper clad 50 × 50 × 1.6 mm epoxy glass PWB, $T_A = +85^\circ\text{C}$	270	mW
Operating Ambient Temperature	T_A		−40 to +85	$^\circ\text{C}$
Storage Temperature	T_{stg}		−55 to +150	$^\circ\text{C}$

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}	2.7	3.0	3.3	V

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$, $V_{CC} = 3.0\text{ V}$, $Z_s = Z_L = 50\ \Omega$, Test circuit)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Circuit Current	I_{CC}	No signals	3.5	6.0	8.0	mA
RF Input Frequency	f_{RFIn}	$CG \geq (CG1 - 3\text{ dB})$, $f_{IFout} = 150\text{ MHz}$ constant	0.1	–	2.0	GHz
IF Output Frequency	f_{IFout}	$CG \geq (CG1 - 3\text{ dB})$, $f_{RFIn} = 0.9\text{ GHz}$ constant	10	–	300	MHz
Conversion Gain 1	CG1	$f_{RFIn} = 0.9\text{ GHz}$, $f_{IFout} = 150\text{ MHz}$, $P_{RFIn} = -40\text{ dBm}$	11	14	17	dB
Conversion Gain 2	CG2	$f_{RFIn} = 1.6\text{ GHz}$, $f_{IFout} = 20\text{ MHz}$, $P_{RFIn} = -40\text{ dBm}$	11	14	17	dB
SSB Noise Figure 1	SSB•NF1	$f_{RFIn} = 0.9\text{ GHz}$, $f_{IFout} = 150\text{ MHz}$, SSB mode	–	10	13	dB
SSB Noise Figure 2	SSB•NF2	$f_{RFIn} = 1.6\text{ GHz}$, $f_{IFout} = 20\text{ MHz}$, SSB mode	–	13	16	dB
Saturated Output Power 1	$P_{O(sat)1}$	$f_{RFIn} = 0.9\text{ GHz}$, $f_{IFout} = 150\text{ MHz}$, $P_{RFIn} = -10\text{ dBm}$	−11	−8	–	dBm
Saturated Output Power 2	$P_{O(sat)2}$	$f_{RFIn} = 1.6\text{ GHz}$, $f_{IFout} = 20\text{ MHz}$, $P_{RFIn} = -10\text{ dBm}$	−15	−12	–	dBm

STANDARD CHARACTERISTICS FOR REFERENCE


(Unless otherwise specified, $T_A = +25^\circ\text{C}$, $V_{CC} = 3.0\text{ V}$, $Z_s = Z_L = 50\ \Omega$)

Parameter	Symbol	Conditions	Reference	Unit
Output 3rd Order Intercept Point	OIP ₃	$f_{RFIn} = 0.8\text{ to }2.0\text{ GHz}$, $f_{IFout} = 0.1\text{ GHz}$, Cross point IP.	+4.0	dBm
Phase Noise	PN	$f_{osc} = 1.9\text{ GHz}^{\text{Note}}$	−68	dBc/Hz
LO Leakage at RFinput Pin	LO _{rf}	$f_{LOin} = 0.8\text{ to }2.0\text{ GHz}$	−35	dB
LO Leakage at IFoutput Pin	LO _{if}	$f_{LOin} = 0.8\text{ to }2.0\text{ GHz}$	−23	dB
Maximum Oscillating Frequency	f_{OSCMAX}	V-Di: 1SV210, L: 7 nH ^{Note}	2.2	GHz

Note On application circuit example.


SCHEMATIC SUPPLEMENT FOR RF, IF SPECIFICATIONS

RF Frequency Response



	MIN.	TYP.	MAX.	Unit
CG1	11	14	17	dB
CG1-3 dB	8	11	14	dB

IF Frequency Response



TEST CIRCUIT





ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD





COMPONENT LIST



	Value
C ₁ to C ₃	1 000 pF
C ₄ , C ₅	3 300 pF

Notes

- (1) 35 × 42 × 0.4 mm double copper clad polyimide board.
- (2) Back side: GND pattern
- (3) Solder plated on pattern
- (4) ○: Through holes
- (5) [Pattern] pattern should be removed on this testing.




	Value
C ₁ to C ₃	1 000 pF
C ₄ , C ₅	3 300 pF
R ₁ , R ₂	15 kΩ
L	5 nH to 30 nH
V-Di	HVU12

- (1) $35 \times 42 \times 0.4$ mm double copper clad polyimide board.
- (2) Back side: GND pattern
- (3) Solder plated on pattern
- (4) : Through holes
- (5)  pattern should be removed on this testing.


★ TYPICAL CHARACTERISTICS (Unless otherwise specified, $T_A = +25^\circ\text{C}$)

– ON THE TEST CIRCUIT –


CIRCUIT CURRENT vs. SUPPLY VOLTAGE






CIRCUIT CURRENT vs. OPERATING AMBIENT TEMPERATURE






CONVERSION GAIN, SSB NOISE FIGURE vs. RF INPUT FREQUENCY





CONVERSION GAIN vs. IF OUTPUT FREQUENCY



IF OUTPUT POWER, IM_3 vs. RF INPUT POWERIF OUTPUT POWER, IM_3 vs. RF INPUT POWER

– ON THE APPLICATION CIRCUIT –




– ON THE APPLICATION CIRCUIT –

**Remark** The graphs indicate nominal characteristics.

S-PARAMETERS ($V_{CC} = 3.0\text{ V}$)**RFinput Pin****IFoutoutput Pin**

★ PACKAGE DIMENSIONS

6-PIN SUPER MINIMOLD (UNIT: mm)



NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as to minimize ground impedance (to prevent abnormal oscillation).
- (3) Keep the track length between the ground pins as short as possible.
- (4) Connect a bypass capacitor (example 1 000 pF) to the Vcc pin.
- (5) To construct oscillator, tank circuit must be externally attached to pin 3 and pin 4.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your nearby sales representative.

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared Reflow	Package peak temperature: 235°C or below Time: 30 seconds or less (at 210°C) Count: 3, Exposure limit: None ^{Note}	IR35-00-3
VPS	Package peak temperature: 215°C or below Time: 40 seconds or less (at 200°C) Count: 3, Exposure limit: None ^{Note}	VP15-00-3
Wave Soldering	Soldering bath temperature: 260°C or below Time: 10 seconds or less Count: 1, Exposure limit: None ^{Note}	WS60-00-1
Partial Heating	Pin temperature: 300°C or below Time: 3 seconds or less (per side of device) Exposure limit: None ^{Note}	—

Note After opening the dry pack, keep it in a place below 25°C and 65% RH for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

For details of recommended soldering conditions for surface mounting, refer to information document **SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E)**.

NOTICE

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. California Eastern Laboratories and Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. California Eastern Laboratories has used reasonable care in preparing the information included in this document, but California Eastern Laboratories does not warrant that such information is error free. California Eastern Laboratories and Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. California Eastern Laboratories and Renesas Electronics do not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of California Eastern Laboratories or Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. California Eastern Laboratories and Renesas Electronics assume no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. California Eastern Laboratories and Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by California Eastern Laboratories or Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by California Eastern Laboratories, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. California Eastern Laboratories shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a California Eastern Laboratories sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. California Eastern Laboratories and Renesas Electronics assume no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of California Eastern Laboratories, who distributes, disposes of, or otherwise places the Renesas Electronics product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, California Eastern Laboratories and Renesas Electronics assume no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of California Eastern Laboratories.
12. Please contact a California Eastern Laboratories sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

NOTE 1: "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

NOTE 2: "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTE 3: Products and product information are subject to change without notice.

CEL Headquarters • 4590 Patrick Henry Drive, Santa Clara, CA 95054 • Phone (408) 919-2500 • www.cel.com

For a complete list of sales offices, representatives and distributors,
Please visit our website: www.cel.com/contactus