TLC27Lx Precision, Quad Operational Amplifiers

1 Features

- Input offset voltage drift: typically 0.1µV/month, including the first 30 days
- Wide range of supply voltages over specified temperature range:
 - 0°C to 70°C: 3V to 16V
 - –40°C to +85°C: 4V to 16V
- Single-supply operation
- Common-mode input voltage range extends below the negative rail (C-suffix, I-suffix types)
- Ultra-low power: 195µW at 25°C (typica), V_{DD} = 5V
- Output voltage range includes negative rail
- High input impedance: $10^{12}\Omega$ (typical)
- **ESD-protection circuitry**
- Small-outline package option also available in tape and reel
- Designed-in latch-up immunity

2 Applications

- Smoke and heat detector
- Field transmitter and sensor
 - Flow transmitter
 - Pressure transmitter
 - Temperature transmitter
 - Level transmitter
- Motion detector

3 Description

The TLC27L4x and TLC27L9 quad op amps combine a wide range of input offset-voltage grades with low offset-voltage drift, high input impedance, extremely low power, and high gain. The TLC27Lx use TI's silicon-gate LinCMOS™ technology, providing offsetvoltage stability far exceeding the stability with conventional metal-gate processes.

Four offset voltage grades are available (C-suffix and I-suffix), ranging from the low-cost TLC27L4 (10mV) to the high-precision TLC27L9 (1000µV). The extremely high input impedance and low bias currents, along with good common-mode rejection and supply-voltage rejection, and low power consumption, make the TLC27Lx a good choice for new state-of-the-art designs and upgrading existing designs.

In general, many features associated with bipolar technology are available in LinCMOS op amps, without the power penalties of bipolar technology. General applications, such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering, are all easily designed with the TLC27Lx. The devices also exhibit low-voltage, single-supply operation, making the TLC27Lx an excellent choice for remote and inaccessible batterypowered applications. The common-mode inputvoltage range includes the negative rail.


The TLC27Lx incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000V as tested under MIL-STD-883C. Method 3015.2. Exercise care when handling these devices because exposure to ESD potentially degrades device parametric performance.

C-suffix devices are characterized for operation from 0°C to 70°C. I-suffix devices are characterized for operation from -40°C to +85°C.

Device Information

PART NUMBER	V _{IOmax} at 25°C	PACKAGE ⁽¹⁾
		D (SOIC, 14)
TLC27L4	10mV	N (PDIP, 14)
11.0271.4	TOTTY	NS (SOP, 14)
		PW (TSSOP, 14)
TLC27L4A	5mV	D (SOIC, 14)
TLG27L4A	Siliv	N (PDIP, 14)
TLC27L4B	2mV	D (SOIC, 14)
		D (SOIC, 14)
TLC27L9	1mV	N (PDIP, 14)
		NS (SOP, 14)

(1) For more information, see Section 10.



Distribution of TLC27L9 Input Offset Voltage



Table of Contents

1 Features1	6.1 Single-Supply Versus Split-Supply Test Circuits	18
2 Applications 1	6.2 Input Bias Current	19
3 Description1	6.3 Low-Level Output Voltage	19
4 Pin Configuration and Functions2	6.4 Input Offset Voltage Temperature Coefficient	19
5 Specifications3	6.5 Full-Power Response	.20
5.1 Absolute Maximum Ratings3	6.6 Test Time	.20
5.2 Dissipation Ratings3	7 Application and Implementation	21
5.3 Recommended Operating Conditions3	7.1 Application Information	21
5.4 Electrical Characteristics, V _{DD} = 5V, C Suffix4	8 Device and Documentation Support	28
5.5 Operating Characteristics, V _{DD} = 5V, C Suffix5	8.1 Receiving Notification of Documentation Updates	28
5.6 Electrical Characteristics, V _{DD} = 10V, C Suffix6	8.2 Support Resources	28
5.7 Operating Characteristics, V _{DD} = 10V, C Suffix7	8.3 Trademarks	28
5.8 Electrical Characteristics, V _{DD} = 5V, I Suffix8	8.4 Electrostatic Discharge Caution	28
5.9 Operating Characteristics, V _{DD} = 5V, I Suffix9	8.5 Glossary	28
5.10 Electrical Characteristics, V _{DD} = 10V, I Suffix 10	9 Revision History	28
5.11 Operating Characteristics, V _{DD} = 10V, I Suffix11	10 Mechanical, Packaging, and Orderable	
5.12 Typical Characteristics12	Information	29
6 Parameter Measurement Information18		

4 Pin Configuration and Functions




Figure 4-1. D (SOIC), N (PDIP), NS (SOP), or PW (TSSOP) 14-Pin Packages (Top View)

Table 4-1. Pin Functions

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1IN+	3	Input	Noninverting input, channel 1
1IN-	2	Input	Inverting input, channel 1
10UT	1	Output	Output, channel 1
2IN+	5	Input	Noninverting input, channel 2
2IN-	6	Input	Inverting input, channel 2
2OUT	7	Output	Output, channel 2
3IN+	10	Input	Noninverting input, channel 3
3IN-	9	Input	Inverting input, channel 3
3OUT	8	Output	Output, channel 3
4IN+	12	Input	Noninverting input, channel 4
4IN-	13	Input	Inverting input, channel 4
4OUT	14	Output	Output, channel 4
GND	11	Ground	Ground or negative (lowest) power supply
V_{DD}	4	Power	Positive (highest) power supply



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature, unless otherwise noted(1)

			MIN	MAX	UNIT
V _{DD} (2)	Supply voltage			18	V
V _{ID} (3)	Differential input voltage			±V _{DD}	V
VI	Input voltage (any input)		-0.3	V _{DD}	V
I _I	Input current		±5		mA
Io	Output current (each output)		±30	mA	
	Total current into V _{DD}		45	mA	
	Total current out of GND		45	mA	
	Duration of short-circuit current at (or le	Unlimited			
	Continuous total power dissipation	See Dissipation R	atings		
		C suffix	0	70	°C
T _A	Operating free-air temperature	I suffix	-40	85	°C
		M suffix	-55	125	°C
T _{stg}	Storage temperature	-65	150	°C	
	Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground.
- (3) Differential voltages are at the IN+ of a given channel, with respect to IN- for that same channel.
- (4) The output is able to be shorted to either supply. Limit temperature, supply voltages, or both to not exceed the maximum dissipation ratings (see Section 7.1.6).

5.2 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING			T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW
PW	700 mW	5.6 mW/°C	448 mW	_

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{DD}	Supply voltage	C suffix	3	16	\/
	Supply voltage	I suffix	4	16	V
V	Common-mode input voltage	V _{DD} = 5V	-0.2	3.5	V
V _{IC}	Common-mode input voitage	V _{DD} = 10V	-0.2	8.5	
T _A	Operating free air temperature	C suffix	0	70	°C
	Operating free-air temperature	I suffix	-40	85	C



5.4 Electrical Characteristics, V_{DD} = 5V, C Suffix

	PARAMETER		TEST CONDITIONS	TA		4C, TLC27L4A 4BC, TLC27L9		UNIT
					MIN	TYP	MAX	
		TI 0071 40	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		1.1	10	
		TLC27L4C	$R_L = 1M\Omega$	0°C to 70°C			12	
		TI 0071 440	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		0.9	5	mV
\ <u>\</u>	Input offset	TLC27L4AC	$R_L = 1M\Omega$	0°C to 70°C			6.5	
V _{IO}	voltage	TLC27L4BC	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		240	2000	
			$R_L = 1M\Omega$	0°C to 70°C			3000	μV
l		TLC27L9C	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		210	1000	μν
		TLO27L9C	$R_L = 1M\Omega$	0°C to 70°C			1500	
α_{VIO}	Average temper input offset vol	erature coefficient of tage		25°C to 70°C		1.1		μV/°C
	Input offset cur		\\ - 2 E\\ \\ - 2 E\\	25°C		0.5		n 1
I _{IO}	input offset cur	rent(*) (=)	$V_0 = 2.5V, V_{IC} = 2.5V$	70°C		7	300	pA
	(1)	ont(1) (2)	\\ - 2 E\\ \\ - 2 E\\	25°C		0.6		pA
I _{IB}	Input bias curre	ent(·/ (=/	$V_0 = 2.5V, V_{IC} = 2.5V$	70°C		40	600	
.,	Common mode	e input voltage		25°C	-0.2 to 4	-0.2 to 4.2		V
V_{ICR}	range ⁽³⁾			0°C to 70°C	-0.2 to 3.5			V
				25°C	3.2	4.1		
V_{OH}	High-level outp	out voltage	V_{ID} = 100mV, R_L = 1M Ω	0°C	3	4.1		V
				70°C	3	4.2		ı
				25°C		1	50	
V_{OL}	Low-level outp	ut voltage	$V_{ID} = -100 \text{mV}, I_{OL} = 0 \text{mA}$	0°C		1	50	mV
				70°C		1	50	
				25°C	50	520		
A_{VD}	Large-signal di amplification	differential voltage $V_0 = 2.5V$ to 2V, $R_L = 1M\Omega$		0°C	50	680		V/mV
				70°C	50	380		
				25°C	65	87		
CMRR	Common-mode	e rejection ratio	$V_{IC} = V_{ICR}min$	0°C	60	85		dB
				70°C	60	85		
				25°C	70	97		
k _{SVR}	Supply-voltage $(\Delta V_{DD}/\Delta V_{IO})$	rejection ratio	$V_{DD} = 5V \text{ to } 10V, V_{O} = 1.4V$	0°C	60	97		dB
	(— · UU · — · IU /			70°C	60	98		
				25°C		40	68	
I_{DD}	Supply current (four amplifiers)		V_{O} = 2.5V, V_{IC} = 2.5V, no load	0°C		48	84	μA
				70°C		31	56	

⁽¹⁾ Typical values of input bias current and input offset current less than 5pA determined mathematically.

⁽²⁾ Values specified by characterization.

This range also applies to each input individually.



5.5 Operating Characteristics, V_{DD} = 5V, C Suffix

	PARAMETER	TEST CONDITIONS		TA	TLC27L4C, TLC27L4AC, TLC27L4BC, TLC27L9C			UNIT
				MIN	TYP	MAX		
				25°C		0.03		
	Slew rate at unity gain	$R_L = 1M\Omega$, $C_L = 20pF$, see Figure 6-1	V _{IPP} = 1V	0°C		0.04		
SR				70°C		0.03		V/µs
SK				25°C		0.03		v/µs
			V _{IPP} = 2.5V	0°C		0.03		
				70°C		0.02		
V _n	Equivalent input noise voltage	$f = 1kHz$, $R_S = 20\Omega$,	see Figure 6-2	25°C		70		nV/√ Hz
		$V_O = V_{OH}$, $R_L = 1M\Omega$, $C_L = 20pF$, see Figure 6-1		25°C		5		kHz
B _{OM}	Maximum output-swing bandwidth			0°C		6		
		See Figure 6	See Figure 6 1			4.5		
		., ,, ,,	_	25°C		85		
B ₁	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 20$ p see Figure 6-3	ıF,	0°C		100		kHz
		· · · · · · · · · · · · · · · · ·		70°C		65		
		., ,, ,,		25°C		34°		
φ _m	Phase margin	$V_I = 10 \text{mV}, C_L = 20 \text{pF}, f = B_1,$ see Figure 6-3		0°C		36°		•
			See Figure 0-3			30°		



5.6 Electrical Characteristics, V_{DD} = 10V, C Suffix

	PARAMETER		TEST CONDITIONS	T _A	TLC27L4C, TLC27L4AC, TLC27L4BC, TLC27L9C			UNIT	
					MIN	TYP	MAX		
		$V_0 = 1.4V, R_S = 50$		25°C		1.1	10		
		TLC27L4C	$R_L = 1M\Omega$	0°C to 70°C			12	mV	
	Input offset	TLC27L4AC	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		0.9	5	IIIV	
V _{IO}			$R_L = 1M\Omega$	0°C to 70°C			6.5		
V IO	voltage	TLC27L4BC	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		260	2000		
		TLO27L4BC	$R_L = 1M\Omega$	0°C to 70°C			3000	μV	
		TLC27L9C	$V_{O} = 1.4V, R_{S} = 50\Omega, V_{IC} = 0V,$	25°C		210	1200	μν	
		TLC27L9C	$R_L = 1M\Omega$	0°C to 70°C			1900		
α_{VIO}	Average tempera input offset voltage			25°C to 70°C		1		μV/°C	
	Input offset currer	at(1) (2)	V _O = 5V, V _{IC} = 5V	25°C		0.5		nΛ	
I _{IO}	input onset currer	1[(-7 (=7	V _O - 5V, V _{IC} - 5V	70°C		7	300	pА	
	Input hige current	ut bias current ⁽¹⁾ (2) $V_O = 5V, V_{IC} = 5V$		25°C		0.7		pА	
I _{IB}	input bias current(*/\		V _O = 3V, V _{IC} = 3V	70°C		50	600	ÞΑ	
V	Common-mode input voltage range ⁽³⁾			25°C	-0.2 to 9	-0.2 to 9.2		V	
V _{ICR}				0°C to 70°C	-0.2 to 8.5			V	
	High-level output voltage			25°C	8	8.9		V	
V_{OH}			V_{ID} = 100mV, R_L = 1M Ω	0°C	7.8	8.9			
				70°C	7.8	8.9			
				25°C		5	50		
V_{OL}	Low-level output	voltage	$V_{ID} = -100 \text{mV}, I_{OL} = 0 \text{mA}$	0°C		5	50	mV	
				70°C		5	50		
				25°C	50	870			
A_{VD}	Large-signal diffe amplification	rential voltage	$V_O = 1V$ to 6V, $R_L = 1M\Omega$	0°C	50	1020		V/mV	
	ampimodion			70°C	50	660			
				25°C	65	94			
CMRR	Common-mode re	ejection ratio	V _{IC} = V _{ICR} min	0°C	60	93		dB	
				70°C	60	93			
				25°C	70	97			
k _{SVR}	Supply-voltage re	jection ratio	$V_{DD} = 5V \text{ to } 10V, V_{O} = 1.4V$	0°C	60	97		dB	
	$(\Delta V_{DD}/\Delta V_{IO})$			70°C	60	98		1	
				25°C		57	92		
I_{DD}	Supply current (fo	our amplifiers)	$V_O = 5V$, $V_{IC} = 5V$, no load	0°C		72	132	μA	
				70°C		44	80		

⁽¹⁾ Typical values of input bias current and input offset current less than 5pA determined mathematically.

⁽²⁾ Values specified by characterization.

⁽³⁾ This range also applies to each input individually.



5.7 Operating Characteristics, V_{DD} = 10V, C Suffix

	PARAMETER	TEST CON	TEST CONDITIONS			C, TLC27L BC, TLC2		UNIT	
			T _A	MIN	TYP	MAX			
				25°C		0.05			
	Slew rate at unity gain	$R_L = 1M\Omega$,	V _{IPP} = 1V	0°C		0.05			
SR				70°C		0.04		V/µs	
SK		C _L = 20pF, see Figure 6-1		25°C		0.04		v/µs	
			V _{IPP} = 5.5V	0°C		0.05			
				70°C		0.04			
V _n	Equivalent input noise voltage	f = 1kHz , R_S = 20 Ω , see Figure 6-2		25°C		70		nV/√ Hz	
		$V_O = V_{OH}$, $R_L = 1M\Omega$, $C_L = 20pF$, see Figure 6-1		25°C		1			
B _{OM}	Maximum output-swing bandwidth			0°C		1.3		kHz	
		See Figure 6		70°C		0.9			
			_	25°C		110			
B ₁	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 20$ p see Figure 6-3	F,	0°C		110		kHz	
		See Figure 6 6		70°C		90			
		V _I = 10mV, C _L = 20pF, f = B ₁ , see Figure 6-3		25°C		38°			
φ _m	Phase margin			0°C		40°		•	
				70°C		34°			



5.8 Electrical Characteristics, V_{DD} = 5V, I Suffix

	PARAME ⁻	TER	TEST CONDITIONS	TA		7L4I, TLC27 7L4BI, TLC		UNIT
					MIN	TYP	MAX	
			\(-14\\ P -500 \\ -0\\	25°C		1.1	10	
		TLC27L4I	V_O = 1.4V, R_S = 50 Ω , V_{IC} = 0V, R_L = 1M Ω	–40°C to +85°C			13	m\/
	Input offset		V = 4.4V B = 500 V = 0V	25°C		0.9	5	mV
.,		TLC27L4AI	V_O = 1.4V, R_S = 50 Ω , V_{IC} = 0V, R_L = 1M Ω	-40°C to +85°C			7	
/ ₁₀	voltage		V = 1.4V B = 500 V = 0V	25°C		240	2000	
		TLC27L4BI	$\begin{aligned} & V_O = 1.4 \text{V, R}_S = 50 \Omega, V_{\text{IC}} = 0 \text{V,} \\ & R_L = 1 \text{M} \Omega \end{aligned}$	–40°C to +85°C			3500	\/
			V = 1.4V B = 500 V = 0V	25°C		210	1000	μV
		TLC27L9I	$\begin{aligned} &V_O = 1.4V, R_S = 50\Omega, V_{IC} = 0V, \\ &R_L = 1M\Omega \end{aligned}$	-40°C to +85°C			2000	
α _{VIO}	Average temper input offset volta	ature coefficient of		25°C to 85°C		1.1		μV/°C
	Input offset curre	Input offset current ⁽¹⁾ (2) $V_O = 2.5V, V_{IC} = 2.5V$		25°C		0.5		pА
Ю	input onset current (**/*)		V _O - 2.5V, V _{IC} - 2.5V	85°C		24	1000	pΑ
	In a set bin a seeman	- 4(1) (2)	V = 2.5V.V = 2.5V	25°C		0.6		^
IB	Input bias currer	7[(17 (27	$V_0 = 2.5V, V_{IC} = 2.5V$	85°C		200	2000	рA
,	Common-mode input voltage			25°C	-0.2 to	-0.2 to 4.2		V
V _{ICR}	range ⁽³⁾			-40°C to +85°C	-0.2 to 3.5			V
				25°C	3.2	4.1		
/OH	High-level outpu	voltage	$V_{ID} = 100 \text{mV}, R_L = 1 \text{M}\Omega$	-40°C	3	4.1		V
				85°C	3	4.2		
				25°C		1	50	
/ _{OL}	Low-level output	t voltage	$V_{ID} = -100 \text{mV}, I_{OL} = 0 \text{mA}$	-40°C		1	50	mV
				85°C		1	50	
	_			25°C	50	480		
λ_{VD}	Large-signal diff amplification	erential voltage	V_O = 0.25V to 2V, R_L = 1M Ω	-40°C	50	900		V/mV
	ampinication			85°C	50	330		
				25°C	65	87		
CMRR	Common-mode	rejection ratio	V _{IC} = V _{ICR} min	-40°C	60	85		dB
				85°C	60	85		
				25°C	70	97		
SVR	Supply-voltage r $(\Delta V_{DD}/\Delta V_{IO})$	ejection ratio	$V_{DD} = 5V \text{ to } 10V, V_{O} = 1.4V$	-40°C	60	97		dB
	(TA DD, TA 10)			85°C	60	98		
				25°C		39	68	
DD	Supply current (four amplifiers)		V_{O} = 2.5V, V_{IC} = 2.5V, no load	-40°C		62	108	μΑ
				85°C		29	52	

⁽¹⁾ Typical values of input bias current and input offset current less than 5pA determined mathematically.

⁽²⁾ Values specified by characterization.

⁽³⁾ This range also applies to each input individually.



5.9 Operating Characteristics, V_{DD} = 5V, I Suffix

	PARAMETER	TEST CON	TEST CONDITIONS			4I, TLC27L 4BI, TLC2		UNIT	
			T _A	MIN	TYP	MAX			
		$R_L = 1M\Omega$, $C_L = 20pF$,		25°C		0.03			
			V _{IPP} = 1V	-40°C		0.04			
SR	Slew rate at unity gain			85°C		0.03		V/µs	
SIX	Siew rate at unity gain	see Figure 6-1		25°C		0.03		ν/μ5	
			V _{IPP} = 2.5V	-40°C		0.04			
				85°C		0.02			
V _n	Equivalent input noise voltage	$f = 1 \text{kHz}, R_S = 20\Omega,$ see Figure 6-2		25°C		70		nV/√ Hz	
				25°C		5			
B _{OM}	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1M\Omega$ see Figure 6-1	$V_O = V_{OH}$, $R_L = 1M\Omega$, $C_L = 20pF$,			7		kHz	
		See Figure 6		85°C		4			
		., ,, ,,	_	25°C		85			
B ₁	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 20$ p see Figure 6-3	F,	-40°C		110		kHz	
		See Figure 6 6		85°C		55			
		V _I = 10mV, C _L = 20pF, f = B ₁ , see Figure 6-3		25°C		34°			
φ _m	Phase margin			-40°C		38°		•	
		g	see rigule 0-0			28°			



5.10 Electrical Characteristics, V_{DD} = 10V, I Suffix

PARAMETER			TEST CONDITIONS	TA		4I, TLC27 4BI, TLC2		UNIT	
					MIN	TYP	MAX		
			V = 1.4V B = 500 V = 0V	25°C		1.1	10		
		TLC27L4I	$V_O = 1.4V$, $R_S = 50\Omega$, $V_{IC} = 0V$, $R_L = 1M\Omega$	-40°C to +85°C			13	10 UNIT MAX 10 13 5 7 2000 3500 μV/°C 1000 PA 2000 V V V 50 50 mV	
			V - 4 4V D - 500 V - 0V	25°C		0.9	5	mv	
V _{IO}	land offert velters	TLC27L4AI	$V_O = 1.4V$, $R_S = 50\Omega$, $V_{IC} = 0V$, $R_L = 1M\Omega$	-40°C to +85°C			7		
	Input offset voltage		V - 4 4V D - 500 V - 0V	25°C		260	2000	D	
		TLC27L4BI	$V_O = 1.4V$, $R_S = 50\Omega$, $V_{IC} = 0V$, $R_L = 1M\Omega$	-40°C to +85°C			3500		
			V = 1.4V B = 500 V = 0V	25°C		210	1200 µ\		
		TLC27L9I	$V_O = 1.4V$, $R_S = 50\Omega$, $V_{IC} = 0V$, $R_L = 1M\Omega$	-40°C to +85°C			2900	x	
X _{VIO}	Average temperature of input offset voltage	coefficient of		25°C to 85°C		1		μV/°C	
	land 4 affect accompand(1) (2	2)	\(- \in \(\) \(\) - \(\) \(\)	25°C		0.5		Λ	
10	Input offset current ⁽¹⁾ (2)		$V_O = 5V$, $V_{IC} = 5V$	85°C		26	1000	pА	
ı	(1) (2))/ 5)/)/ 5)/	25°C		0.7		mV μV/°C pA V V W V dB dB	
В	Input bias current ⁽¹⁾ (2)		$V_O = 5V$, $V_{IC} = 5V$	85°C		220	2000	рА	
.,	Common model involve			25°C	-0.2 to 9	-0.2 to 9.2		V	
V _{ICR}	Common-mode input voltage range ⁽³⁾			-40°C to +85°C	-0.2 to 8.5			V	
				25°C	8	8.9			
√ _{OH}	High-level output volta	ge	V_{ID} = 100mV, R_L = 1M Ω	-40°C	7.8	8.9		V V V mV	
				85°C	7.8	8.9			
				25°C		5 50			
/ _{OL}	Low-level output voltage	је	$V_{ID} = -100$ mV, $I_{OL} = 0$ mA	-40°C		5	50	μV/°C	
				85°C		5	50		
				25°C	50	800			
λ_{VD}	Large-signal differentia amplification	ıl voltage	V_O = 1V to 6V, R_L = 1M Ω	-40°C	50	1550		V/m\	
	ampinioanon			85°C	50	585			
				25°C	65	94			
CMRR	Common-mode rejection	on ratio	V _{IC} = V _{ICR} min	-40°C	60	93		dB	
				85°C	60	93			
				25°C	70	97			
k _{SVR}	Supply-voltage rejection $(\Delta V_{DD}/\Delta V_{IO})$	n ratio	$V_{DD} = 5V$ to 10V, $V_{O} = 1.4V$	-40°C	60	97		00 V V V V V V V V V V V V V V V V V V	
	(~ A DD), ~ A 10)			85°C	60	98			
				25°C		57	92		
DD	Supply current (four ar	nplifiers)	$V_O = 5V$, $V_{IC} = 5V$, no load	-40°C		98	172	μΑ	
				85°C		40	72		

⁽¹⁾ Typical values of input bias current and input offset current less than 5pA determined mathematically.

⁽²⁾ Values specified by characterization.

⁽³⁾ This range also applies to each input individually.



5.11 Operating Characteristics, V_{DD} = 10V, I Suffix

PARAMETER		TEST CON	TI 00TI (DI TI 00TI 0		TLC27L4I, TLC27L4AI, TEST CONDITIONS T _A TLC27L4BI, TLC27L9I		TEST CONDITIONS					UNIT
					MIN	TYP	MAX					
				25°C		0.05						
			V _{IPP} = 1V	-40°C		0.06		UNIT V/μs nV/√Hz kHz kHz				
SR	Slew rate at unity gain	$R_L = 1M\Omega$, $C_L = 20pF$,		85°C		0.03		\//uc				
SIX	Siew rate at unity gain	see Figure 6-1		25°C		0.04		ν/μ5				
			V _{IPP} = 2.5V	-40°C		0.05						
				85°C		0.03						
V _n	Equivalent input noise voltage	f = 1kHz, R_S = 20Ω, see Figure 6-2	25°C		70		nV/√ Hz					
					-	1						
B _{OM}	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1M\Omega$ see Figure 6-1	$P_{L}, C_{L} = 20pF_{L}$	-40°C		1.4		kHz				
		See Figure 6		85°C		0.8		nV/√Hz kHz kHz				
		., ,, ,,	25°0			110						
B ₁	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 20$ p see Figure 6-3	F,	-40°C		110		kHz				
		See Figure 6 6		85°C		80						
		., ,, ,,		25°C		38°		kHz kHz				
φ _m	Phase margin	$V_I = 10$ mV, $C_L = 20$ p see Figure 6-3	$F, f = B_1,$	-40°C		42°		۰				
		Joseph Marie Co.	85°C		32°							



5.12 Typical Characteristics


data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices

Table 5-1. Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	Figure 5-1, Figure 5-2
α_{VIO}	Temperature coefficient	Distribution	Figure 5-3, Figure 5-4
V _{OH}	High-level output voltage	vs High-level output current	Figure 5-5, Figure 5-6
		vs Supply voltage	Figure 5-7
		vs Free-air temperature	Figure 5-8
V _{OL}	Low-level output voltage	vs Common-mode input voltage	Figure 5-9, Figure 5-10
		vs Differential input voltage	Figure 5-11
		vs Free-air temperature	Figure 5-12
		vs Low-level output current	Figure 5-13 Figure 5-14
A _{VD}	Differential voltage amplification	vs Supply voltage	Figure 5-15
		vs Free-air temperature	Figure 5-16
		vs Frequency	Figure 5-25 Figure 5-26
I _{IB} /I _{IO}	Input bias and input offset current	vs Free-air temperature	Figure 5-17
V _{IC}	Common-mode input voltage	vs Supply voltage	Figure 5-18
I _{DD}	Supply current	vs Supply voltage	Figure 5-19
		vs Free-air temperature	Figure 5-20
S _R	Slew rate	vs Supply voltage	Figure 5-2°
		vs Free-air temperature	Figure 5-22
	Normalized slew rate	vs Free-air temperature	Figure 5-23
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	Figure 5-24
φ _m	Phase margin	vs Supply voltage	Figure 5-27
		vs Free-air temperature	Figure 5-28
		vs Capacitive loads	Figure 5-29
V_n	Equivalent input noise voltage	vs Frequency	Figure 5-30
ф	Phase shift	vs Frequency	Figure 5-25 Figure 5-26




data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices





data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices





data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices




Figure 5-13. Low-level Output Voltage vs Low-level Output Current




Figure 5-14. Low-level Output Voltage vs Low-level Output
Current




Figure 5-15. Large-signal Differential Voltage Amplification vs Supply Voltage





Figure 5-16. Large-signal Differential Voltage Amplification vs Free-air Temperature



less than 5pA determined mathematically.

Figure 5-17. Input Bias Current and Input Offset Current vs Free-air Temperature





Figure 5-18. Common-mode Input Voltage Positive Limit vs Supply Voltage




data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices





data at high and low temperatures applicable only within rated operating free-air temperature ranges of the various devices





6 Parameter Measurement Information

6.1 Single-Supply Versus Split-Supply Test Circuits

The TLC27Lx are optimized for single-supply operation. Circuit configurations used for the various tests often present some inconvenience because in many cases, the input signal is offset from ground. Avoid this inconvenience by testing the device with split supplies and the output load tied to the negative rail. The following figures show a comparison of single-supply versus split-supply test circuits. The use of either circuit gives the same result.




Figure 6-1. Unity-Gain Amplifier




Figure 6-2. Noise-Test Circuit




Figure 6-3. Gain-of-100 Inverting Amplifier



6.2 Input Bias Current

Because of the high input impedance of the TLC27Lx operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 6-4). Leakages that can otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 6-4. Isolation Metal around Device Inputs (N Package)

6.3 Low-Level Output Voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, observe these two conditions. If conditions other than these are to be used, see the *Typical Characteristics* in Section 5.12.

6.4 Input Offset Voltage Temperature Coefficient

Erroneous readings often result from attempts to measure the temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is less than freezing, moisture is able to collect on both the device and the test socket. This moisture results in leakage and contact resistance that potentially causes erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage because the moisture also covers the isolation metal, thereby rendering the techniques useless. Perform these measurements at temperatures greater than freezing to minimize error.



6.5 Full-Power Response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is typically measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal. When the output shows significant distortion, the input frequency is noted as the full-linear bandwidth. The full-peak response is defined as the maximum output frequency, without regard to distortion, at which the full peak-to-peak output swing is maintained. When the output frequency is greater than the full-peak response bandwidth, or maximum output-swing bandwidth, the full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet, and is measured using the circuit in Figure 6-1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 6-5). A square wave allows a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 6-5. Full-Power-Response Output Signal

6.6 Test Time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than bipolar and BiFET devices. The problem becomes more pronounced with reduced supply levels and lower temperatures.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Single-Supply Operation

While the TLC27Lx perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This optimization includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS. For maximum dynamic range, 16V single-supply operation is recommended.




Figure 7-1. Inverting Amplifier with Voltage Reference

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is typically sufficient to establish this reference level (see Figure 7-1). The low-input bias-current consumption of the TLC27Lx permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27Lx work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, take the following recommended precautions:

- 1. Power linear devices from separate bypassed supply lines (see Figure 7-2); otherwise, linear device supply rails potentially fluctuate as a result of voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling is probably necessary in high-frequency applications.







Figure 7-2. Common Versus Separate Supply Rails

7.1.2 Input Characteristics

The TLC27Lx are specified with a minimum and a maximum input voltage that, if exceeded at either input, possibly causes the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified at V_{DD} – 1V at T_A = 25°C and at V_{DD} – 1.5V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the legacy TLC27Lx very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time is calculated to be typically 0.1µV/month, including the first month of operation.

Migration from the legacy 150mm LinCMOS process to a 300mm diameter wafer process has brought associated improvements to input offset voltage precision. The new silicon also features improved slew rate, supply-voltage rejection ratio, and voltage noise. However, this change does introduce a new crossover region, where shifts in input offset (typically $300\mu V-400\mu V$) occur as the input common-mode voltage approaches the V_{DD} rail. Figure 7-3 and Figure 7-4 plot the mean and standard deviation of this characteristic at various temperatures for a 10V supply.





Because of the extremely high input impedance and resulting low bias-current requirements, the TLC27Lx are an excellent choice for low-level signal processing. However, leakage currents on printed-circuit boards and sockets sometimes easily exceed bias-current requirements and cause a degradation in device performance. As best practice, include guard rings around inputs (similar to those of Figure 6-4in the *Parameter Measurement Information* section). Drive these guards from a low-impedance source at the same voltage level as the common-mode input (see Figure 7-5).

Tie the inputs of any unused amplifiers to ground to avoid possible oscillation.

7.1.3 Noise Performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLC27Lx result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than $50k\Omega$ because bipolar devices exhibit greater noise currents.




Figure 7-5. Guard-Ring Schemes

7.1.4 Feedback

Operational amplifier circuits almost always employ feedback, and because feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 7-6). The value of this capacitor is optimized empirically.




Figure 7-6. Compensation for Input Capacitance

7.1.5 Electrostatic Discharge Protection

The TLC27Lx incorporate an internal electrostatic-discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000V as tested under MIL-STD-883C, Method 3015.2. However, exercise care when handling these devices as exposure to ESD potentially results in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.



7.1.6 Latch-Up

CMOS devices are susceptible to latch-up due to inherent parasitic thyristors. With this in mind, the TLC27Lx inputs and output are designed to withstand -100mA surge currents without sustaining latch-up. However, use best practices to reduce the chance of latch-up whenever possible. Do not forward bias internal-protection diodes. Do not exceed the supply voltage by more than 300mV for applied input and output voltages. Exercise care when using capacitive coupling on pulse generators. Shunt supply transients by using decoupling capacitors (0.1µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is typically between the positive supply rail and ground, and is triggered by surges on the supply lines, voltages on either the output or inputs that exceed the supply voltage, or both. After latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and typically results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

7.1.7 Output Characteristics

The output stage of the TLC27Lx is designed to sink and source relatively high amounts of current (see also Typical Characteristics). If the output is subjected to a short-circuit condition, the high-current capability is able to cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27Lx were measured using a 20pF load. The devices drive higher capacitive loads. However, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 7-7). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




Figure 7-7. Effect of Capacitive Loads and Test Circuit

Although the TLC27Lx possess excellent high-level output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 7-8). There are two disadvantages to using this circuit.

(c) $C_I = 310 \text{ pF}$, $R_I = NO \text{ LOAD}$

-2.5 V

(d) TEST CIRCUIT

T_A = 25°C f = 1 kHz V_{IPP} = 1 V



First, the NMOS pulldown transistor must sink a comparatively large amount of current. In this circuit, the pulldown transistor behaves like a linear resistor with an on-resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to the pulldown resistor, and the gain of the operational amplifier is reduced at output voltage levels where the corresponding pullup resistor is not supplying the output current.




Figure 7-8. Resistive Pullup to Increase V_{OH}

7.1.8 Typical Applications




Figure 7-9. Multivibrator






Figure 7-10. Set/Reset Flip-Flop, V_{DD} = 5V to 16V




Figure 7-11. Amplifier with Digital Gain Selection, V_{DD} = 5V to 12V




Figure 7-12. Full-Wave Rectifier, $V_{DD} = 5V$ to 16V






Figure 7-13. Two-Pole Low-Pass Butterworth Filter, Normalized to F_C = 1kHz and R_L = 10k Ω




Figure 7-14. Difference Amplifier, V_{DD} = 5V to 16V, V_{O} = R_{2} / R_{1} (V_{IB} – V_{IA})



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

 $\mathsf{LinCMOS}^{\scriptscriptstyle\mathsf{TM}}$ and $\mathsf{TI}\ \mathsf{E2E}^{\scriptscriptstyle\mathsf{TM}}$ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2001) to Revision E (July 2025) Deleted obsolete TLC27L4M, TLC27L9M, and TLC27L4Y devices and associated content from document....1 Added Applications, Pin Configuration and Functions, Application and Implementation, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections......1 Changed typical offset voltage from 200µV to 210µV and maximum offset voltage from 900µV to 1000µV for TLC27L9C at T_A = 25°C......4 Deleted maximum input bias current and input offset of 60pA at T_A = 25°C from all *Electrical Characteristics* 4 Added table note that input bias current and input offset current are specified by characterization......4 Changed typical minimum input common-mode voltage for $T_A = 25^{\circ}\text{C}$ from -0.3V to -0.2V......4 Changed typical CMRR at T_A = 25°C from 94dB to 87dB......4 Changed typical CMRR at $T_A = 0$ °C and $T_A = 70$ °C from 95dB to 85dB......4 Changed typical minimum input common-mode voltage for T_A = 25°C from −0.3V to −0.2V......6



www.ti.com

C	hanges from Revision C (August 1994) to Revision D (March 2001)	Page
•	Added guidance concerning changes to input crossover region to <i>Input Characteristics</i>	22
•	Updated description of full-linear and full-peak responses in Full-Power Response	
•	Updated Figure 5-30	
•	Deleted Figures 30 and 31	
•	Changed typical unity-gain bandwidth at T _A = −40°C from 155kHz to 110kHz	
•	Changed typical CMRR at T _A = −40°C from 98dB to 93dB	
•	Changed typical CMRR at T _A = 85°C from 97dB to 93dB	
•	Changed typical CMRR at T _A = 25°C from 97dB to 94dB	
•	Changed typical low-level output voltage from 0mV to 5mV	
•	Changed typical minimum input common-mode voltage for $T_A = 25^{\circ}\text{C}$ from -0.3V to -0.2V	
•	Changed typical input offset current from 0.1pA to 0.5pA	
•	Added table note that input bias current and input offset current are specified by characterization	
•	Changed typical unity-gain bandwidth at $T_A = -40^{\circ}$ C from 130kHz to 110kHz	
•	Changed typical CMRR at $T_A = -40^{\circ}$ C and $T_A = 85^{\circ}$ C from 95dB to 85dB	
•	Changed typical CMRR at T _A = 25°C from 94dB to 87dB	
•	Changed typical low-level output voltage from 0mV to 1mV	
•	Changed typical minimum input common-mode voltage for $T_A = 25^{\circ}\text{C}$ from -0.3V to -0.2V	
•	Changed typical input offset current from 0.1pA to 0.5pA	
•	Added table note that input bias current and input offset current are specified by characterization	
	TLC27L9I at $T_A = 25^{\circ}C$	
•	Changed typical offset voltage from 200μV to 210μV and maximum offset voltage from 900μV to 1000μ	
•	Changed typical unity-gain bandwidth at $T_A = 0^{\circ}$ C from 125kHz to 110kHz	
•	Changed typical CMRR at T _A = 0°C and T _A = 70°C from 97dB to 93dB	
•	Changed typical CMRR at T _A = 25°C from 97dB to 94dB	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


Added maximum input bias current and input offset of 60pA at T_A = 25°C to all *Electrical Characteristics*4



www.ti.com 24-Jul-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter		A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
TLC27L4ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4CNSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
TLC27L4CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27L4IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27L9CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L9CNSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
TLC27L9IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

D i	Darles as Toma	Dardana Darania	Divis	000	1(1- ()	MC del (man)	I I a i aula t (mana)	
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLC27L4ACDR	SOIC	D	14	2500	340.5	336.1	32.0	
TLC27L4AIDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4BCDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4BIDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4CDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4CDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4CNSR	SOP	NS	14	2000	353.0	353.0	32.0	
TLC27L4CPWR	TSSOP	PW	14	2000	353.0	353.0	32.0	
TLC27L4IDR	SOIC	D	14	2500	353.0	353.0	32.0	
TLC27L4IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0	
TLC27L9CDR	SOIC	D	14	2500	350.0	350.0	43.0	
TLC27L9CNSR	SOP	NS	14	2000	353.0	353.0	32.0	
TLC27L9IDR	SOIC	D	14	2500	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC27L4AIN	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L4AIN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L4CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L4CN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L4CNS	NS	SOP	14	50	530	10.5	4000	4.1
TLC27L4CNS.A	NS	SOP	14	50	530	10.5	4000	4.1
TLC27L4IN	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L4IN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L9CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L9CN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L9IN	N	PDIP	14	25	506	13.97	11230	4.32
TLC27L9IN.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated