

Dual Monolithic Buck Regulator with Power-On Reset and Watchdog Timer

FEATURES

- **High Voltage Buck Regulator:**
4V to 35V Operating Range
1.3A Output Current
- **OVLO Protects Input to 55V**
- **Low Voltage Synchronous Buck Regulator:**
2.5V to 5.5V Input Voltage Range
1.1A Output Current
- **Synchronizable, Adjustable 350kHz to 2.5MHz Switching Frequency**
- **Programmable Power-On Reset Timer**
- **Programmable Window Mode Watchdog Timer**
- Typical Quiescent Current: 290 μ A
- Short-Circuit Robust
- Programmable Soft-Start
- Low Shutdown Current: $I_Q < 1\mu$ A
- Available in Thermally Enhanced 28-Lead (4mm \times 5mm) QFN and 28-Lead TSSOP Packages

APPLICATIONS

- Industrial Power Supplies
- Automotive Electronic Control Units

LT, LT, LTC, LTM, Linear Technology, Burst Mode and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION

The LT[®]3640 is a dual channel, current mode monolithic buck switching regulator with a power-on reset and a watchdog timer. Both regulators are synchronized to a single oscillator with an adjustable frequency (350kHz to 2.5MHz). At light loads, both regulators operate in low ripple Burst Mode[®] to maintain high efficiency and low output ripple.


The high voltage channel is a nonsynchronous buck with an internal 2.4A top switch that operates from an input of 4V to 35V; a 36.5V OVLO protects the device to 55V. The low voltage channel operates from an input of 2.5V to 5.5V. Internal synchronous power switches provide high efficiency without the need of external Schottky diode. Both channels have cycle-by-cycle current limit, providing protection against shorted outputs.

The power-on reset and watchdog timeout periods are both adjustable using external capacitors. The window mode watchdog timer flags when the μ P pulses group too close together or too far apart.


The LT3640 is available in a 28-pin 4mm \times 5mm QFN package and 28-pin TSSOP package. Both packages have an exposed pad for low thermal resistance.

TYPICAL APPLICATION


2MHz 3.3V/0.8A and 1.8V/0.8A Step Down Regulators



HV Channel Efficiency,
2MHz, $V_{OUT1} = 3.3V$



LV Channel Efficiency,
2MHz, $V_{OUT2} = 1.8V$




LT3640

ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{IN} , EN/UVLO Voltage (Note 7)	55V	SW2 Voltage	-0.3V to ($V_{IN2} + 0.3V$)
WDE Voltage	30V	Operating Junction Temperature Range (Note 2)	
BST Above SW, SW1 Voltage	-0.3V to 6V	LT3640E	-40°C to 125°C
SW1 Above SW Voltage	-0.3V to 6V	LT3640I	-40°C to 125°C
V_{IN2} , SYNC, EN2, PGOOD, WDI, WDO, RST1, RST2, Voltages	-0.3V to 6V	Storage Temperature Range.....	-65°C to 150°C
SS1, SS2, FB1, FB2, RT, CWDT, CPOR Voltages.....	-0.3V to 2.5V	Lead Temperature, FE Only (Soldering, 10 sec)	300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3640EFE#PBF	LT3640EFE#TRPBF	LT3640FE	28-Lead Plastic TSSOP	-40°C to 125°C
LT3640IFE#PBF	LT3640IFE#TRPBF	LT3640FE	28-Lead Plastic TSSOP	-40°C to 125°C
LT3640EUFD#PBF	LT3640EUFD#TRPBF	3640	28-Lead (4mm x 5mm) Plastic QFN	-40°C to 125°C
LT3640IUFD#PBF	LT3640IUFD#TRPBF	3640	28-Lead (4mm x 5mm) Plastic QFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 12\text{V}$, $V_{IN2} = 3.3\text{V}$, $\text{EN}/\text{UVLO} = 12\text{V}$, $\text{EN2} = 3.3\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN} Undervoltage Lockout Threshold		●		3.6	4	V
V_{IN} Undervoltage Release Threshold		●		3.8	4.2	V
V_{IN} Overvoltage Lockout Threshold		●	35	36.5	38	V
V_{IN} Overvoltage Release Threshold		●	34	35.5	37	V
Quiescent Current from V_{IN}	EN/UVLO = 0.3V Not Switching			0.1 275	1 375	μA μA
EN/UVLO Threshold Voltage			1.2	1.26	1.3	V
EN/UVLO High Bias Current	EN/UVLO = Threshold + 60mV			2		μA
EN/UVLO Low Bias Current	EN/UVLO = Threshold – 60mV			0.1		μA
SYNC Input Frequency			0.35		2.5	MHz
SYNC Threshold Voltage			0.4	0.8	1	V
Switching Frequency	RT = 32.4k RT = 182k	● ●	1.75 450	2 500	2.35 550	MHz kHz
FB1 Voltage		●	1.24	1.265	1.29	V
FB1 Bias Current	FB1 = 1.265V			30	100	nA
FB1 Line Regulation	$5\text{V} < V_{IN} < 30\text{V}$			0.001		%/V
SW1 Minimum Off-Time				70	100	ns
SW1 V_{CESAT}	$I_{\text{SW1}} = 800\text{mA}$			400		mV
SW1 Leakage Current				0.1	1	μA
SW1 Current Limit	FB1 = 1V (Note 3) FB1 = 0.1V	●	2.2	2.8 1.8	3.4	A A
DA Current limit	FB1 = 1V (Note 4) FB1 = 0.1V	●	1.35	1.7 1	2.2	A A
BST Pin Current	$I_{\text{SW1}} = 800\text{mA}$			30	50	mA
Minimum BST-SW Voltage				2	2.7	V
ΔFB1 to Start LV Channel			80	100	130	mV
ΔFB1 Hysteresis to Stop LV Channel			30	50	90	mV
V_{IN2} Minimum Operating Voltage		●		2.3	2.5	V
V_{IN2} Maximum Operating Voltage		●			5.5	V
EN2 Threshold Voltage			0.3	1	1.5	V
FB2 Voltage		●	588	600	612	mV
FB2 Bias Current	FB2 = 0.6V			0	100	nA
FB2 Line Regulation	$2.5\text{V} < V_{\text{IN2}} < 5.5\text{V}$			0.01		%/V
SW2 Minimum Off-Time				70	100	ns
SW2 PMOS Current Limit	(Note 5)	●	1.5	1.9	2.2	A
SW2 NMOS Current Limit	(Note 5)	●	1.2	1.6	2	A
SW2 PMOS $R_{\text{DS(ON)}}$	$I_{\text{SW2}} = 0.5\text{A}$ (Note 6)			275		$\text{m}\Omega$
SW2 NMOS $R_{\text{DS(ON)}}$	$I_{\text{SW2}} = 0.5\text{A}$ (Note 6)			200		$\text{m}\Omega$
ΔFB2 to Enable $\overline{\text{PGOOD}}$			20	40	80	mV
ΔFB2 Hysteresis to Disable $\overline{\text{PGOOD}}$			20	40	80	mV
$\overline{\text{PGOOD}}$ Voltage	FB2 = 0.6V, $I_{\overline{\text{PGOOD}}} = 1\text{mA}$			200	320	mV

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 12\text{V}$, $V_{IN2} = 3.3\text{V}$, $EN/UVLO = 12\text{V}$, $EN2 = 3.3\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
SS1, SS2 Charge Current	SS1 = 0.5V, SS2 = 0.5V	1.4	1.9	2.5	μA	
SS1 to FB1 Offset Voltage	SS1 = 0.6V		5	30	mV	
SS2 to FB2 Offset Voltage	SS2 = 0.3V		5	30	mV	
$\overline{\text{RST1}}$ Threshold as Percentage of V_{FB}		● 90	92	94	%	
$\overline{\text{RST2}}$ Threshold as Percentage of V_{FB}		● 89	92	94	%	
Undervoltage to $\overline{\text{RST}}$ Assert Time			20		μs	
$\overline{\text{RST1}}$, $\overline{\text{RST2}}$, $\overline{\text{WDO}}$ Pull-Up Current	$\overline{\text{RST1}}$, $\overline{\text{RST2}}$, $\overline{\text{WDO}} = 0\text{V}$	5	15	30	μA	
$\overline{\text{RST1}}$, $\overline{\text{RST2}}$, $\overline{\text{WDO}}$ Output Voltage	$I_{\overline{\text{RST1}}}$, $I_{\overline{\text{RST2}}}$, $I_{\overline{\text{WDO}}} = 2\text{mA}$		150	250	mV	
$\overline{\text{RST1}}$, $\overline{\text{RST2}}$ Timeout Period (t_{RST})	CPOR = 220pF	● 8	9.5	11	ms	
Watchdog Start Delay Time (t_{DLY})	CWDT = 820pF		14	16	18	ms
Watchdog Upper Boundary (t_{WDU})	CWDT = 820pF	● 27	32	35	ms	
Watchdog Lower Boundary (t_{WDL})	CWDT = 820pF	● 1.68	2	2.2	ms	
WDI Pull-Up Current	WDI = 1.2V		2		μA	
WDI Voltage Threshold		0.55	0.85	1.15	V	
WDI Low Minimum Pulse Width		300			ns	
WDI High Minimum Pulse Width		300			ns	
$\overline{\text{WDE}}$ Pull-Down Current	$\overline{\text{WDE}} = 2\text{V}$		1		μA	
$\overline{\text{WDE}}$ Threshold		● 0.5	0.7	0.9	V	

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT3640E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3640I is guaranteed and tested over the full -40°C to 125°C operating junction temperature range.

Note 3: SW1, SW2 current limit is guaranteed by design and/or correlation to static test. Slope compensation reduces current limit at higher duty cycle.










Note 4: The oscillator cycle is extended when DA current exceeds its limit. DA current limit is flat over duty cycle.

Note 5: If the SW2 NMOS current exceeds its limit at the start of an oscillator cycle, the PMOS will not be turned on in the cycle.


Note 6: The QFN switch $R_{\text{DS(ON)}}$ is guaranteed by correlation to wafer level measurement.

Note 7: Absolute maximum voltage at V_{IN} and RUN/SS pin is 55V for nonrepetitive one second transients, and 36V for continuous operation.

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.


Full Frequency Waveforms




Light Load Operation Waveforms




Watchdog Upper Boundary Period vs C_{WDT}



Watchdog Upper Boundary Period vs Temperature



RST/WDO Pull-Up Current



PIN FUNCTIONS (FE/QFN)

FB2 (Pin 1/Pin 26): The low voltage converter regulates the FB2 pin to 600mV. Connect the feedback resistor divider tap to this pin to set output voltage.

PGOOD (Pin 2/Pin 27): Open-drain logic output that starts to sink current when FB2 is in regulation.

EN/UVLO (Pin 3/Pin 28): Pull this pin below 0.3V to shut down the LT3640. The 1.26V threshold can function as an accurate undervoltage lockout, preventing the LT3640 from operating until V_{IN} voltage has reached the programmed level.

SYNC (Pin 4/Pin 1): Driving the SYNC pin with an external clock signal synchronizes both converters to the applied frequency. The lowest external clock frequency should be 20% higher than the internal oscillator frequency.

SS1 (Pin 5/Pin 2): The SS1 pin sets the FB1 voltage externally between 0V and 1.265V, providing soft-start and tracking. Tie this pin 1.5V or higher to use the internal 1.265V reference. A capacitor to ground at this pin sets the ramp time to regulated output voltage for the high voltage converter. Use a resistor divider to track another supply.

FB1 (Pin 6/Pin 3): The high voltage converter regulates the FB1 pin to 1.265V. Connect the feedback resistor divider tap to this pin to set output voltage.

RT (Pin 7/Pin 4): Oscillator Resistor Input. Connecting a resistor to ground from this pin sets the internal oscillator frequency.

RST2 (Pin 8/Pin 5): Open-drain logic output that remains asserted for the period set by the CPOR pin capacitor after FB2 goes above 550mV.

RST1 (Pin 9/Pin 6): Open-drain logic output that remains asserted for the period set by the CPOR pin capacitor after FB1 goes above 1.165V.

WDO (Pin 10/Pin 7): Open-drain logic output that remains asserted for the period set by the CPOR pin capacitor if \overline{WDE} is enabled and WDI pin is not driven by an appropriate signal.

CWDT (Pin 11/Pin 8): Connect a capacitor to ground at this pin to set watchdog timer.

CPOR (Pin 12/Pin 9): Connect a capacitor to ground at this pin to set the power-on reset timer and WDO output timer.

\overline{WDE} (Pin 13/Pin 10): Watchdog Enable Pin.

WDI (Pin 14/Pin 11): The WDI pin receives watchdog signals from a microprocessor.

GND (Pins 15, 16, 23, 26, Exposed Pad Pin 29/Pins 12, 13, 20, 23, Exposed Pad Pin 29): Ground. These pins must be soldered to PCB ground.

NC (Pin 17/Pin 14): Not Connected. This pin can be connected to ground.

DA (Pin 18/Pin 15): The DA pin is used to sense the catch diode current for current limit and protection. Connect this pin to catch diode anode.

SW1 (Pin 19/Pin 16): Output of the High Voltage Internal Power Switch. Connect this pin to the inductor and catch diode cathode.

SW (Pin 20/Pin 17): The SW pin is used to charge the boost capacitor. Connect this pin to the boost capacitor.

BST (Pin 21/Pin 18): The BST pin is used to provide a drive voltage, higher than V_{IN} pin voltage, to the high voltage channel internal power switch. Connect an external boost diode to this pin.

V_{IN} (Pin 22/Pin 19): The V_{IN} pin supplies current to the LT3640's internal circuitry and to the high voltage channel internal power switch. This pin must be locally bypassed.


V_{IN2} (Pin 24/Pin 21): The V_{IN2} pin supplies current to the internal power MOSFET of the low voltage converter and to the LT3640's internal circuitry when V_{IN2} is above 3V.

SW2 (Pin 25/Pin 22): Switch Node of the Low Voltage Converter. Connect this pin to an inductor.

EN2 (Pin 27/Pin 24): Low Voltage Converter Enable Pin. Pull this pin below 0.3V to shut down the low voltage converter. Pull this pin above 1.5V to enable the low voltage converter.

SS2 (Pin 28/Pin 25): The SS2 pin sets the FB2 voltage externally between 0V and 0.6V, providing soft-start and tracking. Tie this pin 0.8V or higher to use the internal 0.6V reference. A capacitor to ground at this pin sets the ramp time to regulated output voltage for the low voltage converter. Use a resistor divider to track another supply.


BLOCK DIAGRAM




3640 BD

TIMING DIAGRAMS

Power-On Reset Timing



Watchdog Timing



3640 TD

OPERATION

The LT3640 is a dual channel, constant-frequency, current mode monolithic buck switching regulator with power-on reset and watchdog timer. Both channels are synchronized to a single oscillator with frequency set by RT. Operation can be best understood by referring to the Block Diagram.

Buck Regulators

The high voltage channel is a nonsynchronous buck regulator that operates from the V_{IN} pin. The start of each oscillator cycle sets an SR latch and turns on the internal NPN power switch. An amplifier and comparator monitor the current flowing between the V_{IN} and SW1 pins, turning the switch off when this current reaches a level determined by the voltage at VC1 node. An error amplifier measures the output voltage through an external resistor divider tied to the FB1 pin and servos the VC1 node. The reference of the error amplifier is determined by the lower of the internal reference and the voltage at the SS1 pin. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered.

An active clamp (not shown) on the VC1 node provides peak current limit. A DA pin current comparator extends the oscillator cycle until the catch diode current is below the valley current limit. Both the peak and valley current limits help to control the inductor current in fault conditions such as shorted output with high V_{IN} . Both current limits are reduced when the voltage at the FB1 pin is below 0.2V. This current foldback helps to control the inductor current during start-up and overload.

The NPN power switch driver operates from either the V_{IN} pin or the BST pin. An external capacitor and diode are used to generate a voltage between the BST and SW pins. During the power-up of the LT3640, an internal 5mA current source charges the external BST capacitor. The regulator starts switching when the (BST-SW) voltage reaches the 2V threshold. The internal NPN power switch can be fully saturated for efficient operation when the (BST-SW) voltage is between 2.3V and 5.5V.

The low voltage channel is a synchronous buck regulator that operates from the V_{IN2} pin. It starts switching only

3640f

OPERATION

when the V_{IN2} pin voltage is above 2.3V, the EN2 pin is pulled high and the FB1 pin voltage is above 1.165V. The internal top power MOSFET is turned on each cycle at the beginning of each oscillator cycle, and turned off when the current flowing through the top MOSFET reaches a level determined by the voltage at the VC2 node. An error amplifier measures the output voltage through an external resistor divider tied to the FB2 pin and servos the VC2 node. The reference of the error amplifier is determined by the lower of the internal 600mV reference and the voltage at the SS2 pin.

While the top MOSFET is off, the bottom MOSFET is turned on in an oscillator cycle until the inductor current starts to reverse. If the inductor current is higher than the valley current limit at the beginning of an oscillator cycle, the top MOSFET will not turn on in this cycle, limiting inductor current in shorted output fault.

An internal regulator provides power to the control circuitry. The regulator draws most power from the V_{IN2} pin and a small portion of power from the V_{IN} pin when the V_{IN2} pin voltage is higher than 3V. If the voltage at V_{IN2} pin is lower than 3V, the regulator draws all power from the V_{IN} pin.

The EN/UVLO pin is used to put the LT3640 in shutdown, reducing the input current to less than 1 μ A. The accurate 1.26V threshold of the EN/UVLO pin provides a programmable V_{IN} undervoltage lockout through an external resistor divider tied to the EN/UVLO pin. A 2 μ A hysteresis current on the EN/UVLO pin prevents switching noise from shutting down the LT3640.

The LT3640 has an overvoltage protection feature which disables switching action in both channels when the V_{IN} pin voltage goes above 36V. When switching is disabled, the LT3640 can sustain V_{IN} voltages up to 55V for one second.

Internal 2 μ A current sources charge the SS1 pin and the SS2 pin up to about 2V. Soft-start or output voltage tracking of the two channels can be independently implemented with capacitors from the SS1 pin and the SS2 pin

to ground. Any overvoltage or undervoltage condition on the V_{IN} pin triggers an internal latch that discharges the SS1 pin to below 100mV before it is released. If the EN2 pin goes low, the V_{IN2} voltage falls below 2.2V or the FB1 pin goes below 1.165V, the SS2 pin will be discharged to below 100mV before it is released.

To optimize efficiency, the LT3640 switches to low ripple Burst Mode operation in light load situations. Between switching pulses, control-circuitry current is minimized.

A power good comparator with 40mV of hysteresis trips when the low voltage channel is enabled and the FB2 pin is above 550mV. The $\overline{\text{PGOOD}}$ pin is an open-drain output that is pulled low when both the outputs are in regulation.

Power-On Reset and Watchdog Timer

The LT3640 includes one power-on reset timer for each buck regulator and one common watchdog timer. Power-on reset and watchdog timers are both adjustable using external capacitors. Operation can be best understood by referring to the Timing Diagram.

The $\overline{\text{RST1}}$, $\overline{\text{RST2}}$ and $\overline{\text{WDO}}$ pins are all open-drain outputs with weak internal pull-ups to about 2V. The $\overline{\text{RST1}}$ and $\overline{\text{RST2}}$ pins are pulled low when the LT3640 is enabled and V_{IN} is above 3.6V. Once the FB1 pin rises above 1.165V, the high voltage channel reset timer is started and $\overline{\text{RST1}}$ is released after the reset timeout period. The low voltage channel reset timer is started once the FB2 pin rises above 550mV, and releases $\overline{\text{RST2}}$ after the reset timeout period.

The watchdog circuit monitors a μ P's activity. As soon as both $\overline{\text{RST1}}$ and $\overline{\text{RST2}}$ are released, a delay timer is started. The watchdog timer is started after the delay timer times out. The LT3640 implements windowed watchdog function for higher system reliability. The watchdog timer detects falling edges on the WDI pin. If the falling edges are grouped too close together or too far apart, the $\overline{\text{WDO}}$ pin is pulled down and the reset timer is started. When the reset timer times out, $\overline{\text{WDO}}$ is released and the watchdog timer is again started after the delay period.

APPLICATIONS INFORMATION

Setting the Output Voltages

The internal reference voltage is 1.265V for the high voltage channel, and 600mV for the low voltage channel. The output voltages are set by resistor dividers according to the following formulas:

$$R2 = R1 \cdot \left(\frac{V_{OUT1}}{1.265V} - 1 \right)$$

$$R4 = R3 \cdot \left(\frac{V_{OUT2}}{0.6V} - 1 \right)$$

Use 1% resistors in the resistor dividers. To avoid noise problems, R1 should be 100k or less, and R3 should be 50k or less. Reference designators refer to the Block Diagram.

Switching Frequency

The LT3640 uses a constant-frequency PWM architecture that can be programmed to switch from 350kHz to 2.2MHz by using a resistor tied from the RT pin to ground. Table 1 shows the necessary RT value for a desired switching frequency.

Table 1. Switching Frequency vs RT Value

SWITCHING FREQUENCY (MHz)	RT (k)
0.35	267
0.5	182
1	82.5
2	32.4
2.2	27.4

Selection of the operating frequency is mainly a trade-off between efficiency and component size. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantage is lower efficiency.

The high switching frequency also decreases the duty cycle range. The reason is that the LT3640 switches have finite minimum on- and off-times independent of the switching frequency. The top switch in the high voltage channel can turn on for a minimum of ~60ns and turn off for a minimum of ~70ns. The top switch in the low voltage channel can turn on for a minimum of ~110ns and turn

off for a minimum of ~70ns. The minimum and maximum duty cycles are:

$$DC_{MIN} = f_S \cdot t_{ON(MIN)}$$

$$DC_{MAX} = 1 - f_S \cdot t_{OFF(MIN)}$$

where f_S is the switching frequency, $t_{ON(MIN)}$ is the minimum switch on-time, and $t_{OFF(MIN)}$ is the minimum switch off-time. These equations illustrate how duty cycle range increases when switching frequency decreases.

The internal oscillator of the LT3640 can be synchronized to an external 350kHz to 2.5MHz positive clock signal on the SYNC pin. The RT value should be chosen such that the internal oscillator's frequency is 20% lower than the lowest SYNC clock frequency (refer to Table 1). To avoid erratic operation, the LT3640 ignores the SYNC signal until the FB1 pin voltage is above 1.165V. When applying a SYNC signal, the rising edges reset the LT3640's internal clock and initiate a switch cycle. The amplitude of the SYNC signal must be at least 2V. The SYNC pulse width must be at least 40ns.

VIN Voltage Range

The LT3640's minimum operating voltage is 3.6V typical. A higher minimum operating voltage can be accurately programmed with a resistor divider between the VIN pin and the EN/UVLO pin. The EN/UVLO threshold is 1.26V. When the LT3640 is enabled, a 2μA current flows out of the EN/UVLO pin generating hysteresis to prevent the switching action from falsely disabling the LT3640. Choose the divider resistances for appropriate hysteresis voltage.

The high voltage nonsynchronous channel operates from the VIN pin. The minimum VIN voltage to regulate output voltage is:

$$V_{IN(MIN)} = \left(\frac{V_{OUT1} + V_D}{DC_{MAX}} \right) - V_D + V_{CE}$$

Where V_D is the forward voltage drop of the catch diode, V_{CE} is the voltage drop of the internal NPN power switch, and DC_{MAX} is the maximum duty cycle (refer to the Switching Frequency section). If V_{IN} is below the calculated minimum voltage, output will lose regulation.

APPLICATIONS INFORMATION

The maximum V_{IN} should not exceed the absolute maximum rating. For fixed frequency operation, the maximum V_{IN} is:

$$V_{IN(MAX)} = \left(\frac{V_{OUT1} + V_D}{DC_{MIN}} \right) - V_D + V_{CE}$$

Note that the high voltage buck will still regulate at an input voltage that exceeds $V_{IN(MAX)}$ (up to 35V). However, the switching frequency will be lowered to satisfy the equation (Figure 1).

Once the input voltage reaches 36.5V, an internal overvoltage lockout (OVLO) circuit is triggered to disable switching action (Figure 2). Without switching, the LT3640 can sustain V_{IN} voltage transients up to 55V for one second.

V_{IN2} Voltage Range

The low voltage synchronous channel operates from the V_{IN2} pin. The V_{IN2} pin can be connected to either an independent voltage supply or the high voltage channel output for a two-stage power regulator.

In either configuration, if the high voltage channel is overloaded and pulled out of regulation, the low voltage channel will be disabled. The SS2 pin will be discharged as well.

The minimum V_{IN2} voltage to regulate output voltage is:

$$V_{IN2(MIN)} \approx \frac{V_{OUT2}}{DC_{MAX}}$$

Where DC_{MAX} is the maximum duty cycle (refer to the Switching Frequency section). If V_{IN2} is below the




Figure 1. Lower Switching Frequency Occurs in High Voltage Channel When Required On-Time Is Below 50ns

calculated minimum voltage, the output will fall out of regulation.

The maximum V_{IN2} for fixed frequency operation is:

$$V_{IN2(MAX)} \approx \frac{V_{OUT2}}{DC_{MIN}}$$

Where DC_{MIN} is the minimum duty cycle (refer to the Switching Frequency section). For voltage that exceeds $V_{IN2(MAX)}$ (up to 5.5V), the low voltage channel exhibits pulse-skipping behavior, and the output ripple will increase.

Inductor Selection

Inductor selection involves inductance, saturation current, series resistance (DCR) and magnetic loss.

The inductance for the high voltage channel is:

$$L1 = 1.7 \cdot \frac{V_{OUT1} + V_D}{f_S}$$

where V_{OUT1} is high voltage channel output voltage, V_D is the forward voltage drop of the catch diode, and f_S is the switching frequency. For example, 3.3 μ H is a reasonable inductance for a 3.3V output with 2MHz switching frequency.

Once the inductance is selected, the inductor current ripple and peak current can be calculated:

$$\Delta I_{L1} = \frac{(V_{OUT1} + V_D)}{L1 \cdot f_S} \cdot \left(1 - \frac{V_{OUT1} + V_D}{V_{IN}} \right)$$

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}$$




Figure 2. V_{IN} Overvoltage Lockout

APPLICATIONS INFORMATION

To guarantee sufficient output current, peak inductor current must be lower than the switch current limit (I_{LIM}). The largest inductor current ripple occurs at the highest V_{IN} . To guarantee current capacity, use $V_{IN(MAX)}$ in the above formula.

The inductance for the low voltage channel is:

$$L_2 = 1.5 \frac{V_{OUT2}}{f_s}$$

For a selected inductance, the inductor current ripple can be calculated:

$$\Delta I_{L2} = \frac{V_{OUT2}}{L_2 \cdot f_s} \cdot \left(1 - \frac{V_{OUT2}}{V_{IN2}} \right)$$

For robust operation in fault conditions, the inductor saturation current should be higher than the upper limit of the corresponding top switch current limit.

To keep the efficiency high, the inductor series resistance (DCR) should be as small as possible (must be $< 0.1\Omega$), and the core material should be intended for the chosen operation frequency. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores; instead use ferrite, molypermalloy or Kool Mμ cores. Table 2 lists several vendors and suitable inductor series.

Table 2. Inductor Vendors

PART SERIES	VENDOR
LQH55D	Murata www.murata.com
SLF7045 SLF10145	TDK www.componenttdk.com
D62CB, D63CB D75C, D75F	TOKO www.toko.com
CR54, CDRH74 CDRH6D38, CR75	Sumida www.sumida.com

Of course, such a simple design guide will not always result in the optimum inductors for the applications. A larger value inductor provides a slightly higher maximum load current and will reduce the output voltage ripple. A larger value inductor also results in higher efficiency in the condition of same DCR and same magnetic loss. However, for a same series of inductors, a larger value inductor has higher DCR. The trade-off between inductance and DCR is not always obvious. Use experiments to find optimum inductors.

Low inductance may result in discontinuous mode operation, which is okay, but reduces maximum load current. For details of maximum output current and discontinuous mode operation, see the Linear Technology Application Note 44. For duty cycles greater than 50%, there is a minimum inductance required to avoid subharmonic oscillations. See the Linear Technology Application Note 19.

Input Capacitor

Bypass the V_{IN} pin of the LT3640 with a ceramic capacitor of X7R (-55°C to 125°C) or X5R (-55°C to 85°C) type.

Buck converters draw pulse current from the input supply. The input capacitor is required to reduce the resulting voltage ripple. Use a ceramic capacitor with:

$$C_{IN} \geq \frac{10\mu\text{F}}{f_s}$$

where f_s is the switching frequency in MHz.

A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT3640. A ceramic input capacitor combined with trace or cable inductance forms a under damped tank circuit. If the LT3640 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT3640's voltage rating. This situation can be easily avoided (see the Linear Technology Application Note 80).

APPLICATIONS INFORMATION

Output Capacitors and Output Ripple

The output capacitor has two essential functions. In steady state, it determines the output voltage ripple. In transient, it stores energy in order to satisfy transient loads and stabilize the control loop. Ceramic capacitors have low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$C_{OUT1} = \frac{150}{V_{OUT} \cdot f_S}$$

where f_S is in MHz, and C_{OUT} is the recommended output capacitance in μF . Use X5R or X7R types. This choice will provide low output ripple and good transient response.

A good starting value for the low voltage channel output capacitor is:

$$C_{OUT2} = \frac{100}{V_{OUT2} \cdot f_S}$$

In the case where V_{IN2} is connected to the high voltage channel output, the high voltage channel output capacitor can be used as the low voltage channel input capacitor. The required V_{IN2} input capacitor value is usually smaller than the high voltage output capacitor.

Low ESR ceramic capacitors for V_{IN2} input and high voltage channel output could form resonant tank and cause jitter in certain operating area. Avoid V_{IN2} input capacitor if possible.

When choosing a capacitor, look carefully through the data sheet to find out what the actual capacitance is under operating conditions (applied voltage and temperature). A physically larger capacitor or one with a higher voltage rating may be required. High performance tantalum or electrolytic capacitors can be used for the output capacitor. Low ESR is important, so choose one that is intended for use in switching regulators. Table 3 lists several capacitor vendors.

Table 3. Capacitor Vendors

PART SERIES	VENDOR
Ceramic, Polymer, Tantalum	Panasonic www.panasonic.com
Ceramic, Tantalum	Kemet www.kemet.com
Ceramic, Polymer, Tantalum	Sanyo www.sanyovideo.com
Ceramic	Murata www.murata.com
Ceramic, Tantalum	AVX www.avxcorp.com
Ceramic	Taiyo Yuden www.taiyo-yuden.com

Catch Diode

The high voltage channel requires an external catch diode to conduct current during switch off-time. Average forward current in normal operation can be calculated from:

$$I_{D(AVG)} = \frac{I_{OUT} (V_{IN} - V_{OUT})}{V_{IN}}$$

where I_{OUT} is the output load current. Use a 1A or 2A rated Schottky diode. Peak reverse voltage is equal to the regulator input voltage. Use a diode with a reverse voltage rating greater than the input voltage. Table 4 lists several Schottky diodes and their manufacturers.

Table 4. Diode Vendors

PART NUMBER	V_R (V)	I_{AVE} (A)	V_F AT 1A (MV)	V_F AT 2A (MV)
On Semiconductor				
MBRM120E	20	1	530	595
MBRM140	40	1		
Diodes Inc.				
B120	20	1	500	
B130	30	1	500	
B220	20	2		500
B230	30	2		500
DFLS240L	40	2		500
International Rectifier				
10BQ030	30	1	420	470
20BQ030	30	2		470

APPLICATIONS INFORMATION

BST and SW Pin Considerations

The high voltage channel requires an external capacitor between the BST and SW pins and an external boost diode from a voltage source to the BST pin. In most cases, a 0.22μF capacitor will work well. The (BST-SW) voltage cannot exceed 5.5V, and must be more than 2.3V for best efficiency. Connect the boost diode to any voltage between 2.7V and 5.5V. The V_{IN2} pin is the best choice if the low voltage channel is used.

The high voltage channel will not start until the (BST-SW) voltage is 2V or above. When the LT3640 is enabled, an internal ~5mA current source from V_{IN} flows out of the BST pin. The SW pin is disconnected from the SW1 pin, and is pulled down by an internal current source to ground. The external boost capacitor can be charged up regardless of the output. When the (BST-SW) voltage reaches 2V, the SW pin is connected to the SW1 pin, and the high voltage channel starts switching. However, the internal bipolar power switch cannot be fully saturated until the (BST-SW) voltage is further charged to above 2.3V. To start up a traditional nonsynchronous buck regulator with very light load, the input voltage needs to be a couple of volts higher than the minimum running input voltage if the input voltage is ramping up slowly. The LT3640's unique boost capacitor charging scheme solves this start-up issue. Figure 3 shows that the minimum input voltage to start the high voltage channel nonsynchronous buck regulator of the LT3640 is

very close to the minimum input voltage to regulate the output voltage for most of the load range.

Soft-Start


The LT3640 has a soft-start pin for each channel. The feedback pin voltage is regulated to the lower of the corresponding SS pin and the internal references, which is 1.265V for the high voltage channel, and 600mV for the low voltage channel. A capacitor from the SS pin to ground is charged by an internal 2μA current source resulting in an output ramping linearly from 0V to the regulated voltage. The duration of the ramp is:

$$t_{SS1} = C_{SS1} \cdot \frac{1.265V}{2\mu A}$$


$$t_{SS2} = C_{SS2} \cdot \frac{600mV}{2\mu A}$$

where t_{SS1} is the ramping time for the SS1 pin, t_{SS2} is the ramping time for the SS2 pin, C_{SS1} is the capacitance from the SS1 pin to ground, and C_{SS2} is the capacitance from the SS2 pin to ground.

At power-up, a latch is set to discharge the SS1 pin. After the SS1 pin is discharged to below 100mV, the latch is reset. The internal 2μA current source starts to charge the SS1 pin when the (BST-SW) voltage is charged to above 2V.



(3a) $F_S = 2MHz$



(3b) $F_S = 500kHz$

Figure 3. High Voltage Channel Minimum Input Voltage for $V_{OUT1} = 3.3V$

APPLICATIONS INFORMATION

In the event of V_{IN} undervoltage lockout, V_{IN} overvoltage lockout or the EN/UVLO pin being driven below 1.26V, the soft-start latch is set, triggering a start-up sequence.

A latch is set to discharge the SS2 pin at power-up. After the FB1 pin reaches 1.165V, the V_{IN2} voltage is above 2.3V, the EN2 pin is enabled, and the SS2 pin is below 100mV, the latch is reset. The internal 2 μ A current source starts to charge the SS2 pin.

In the event of V_{FB1} out of regulation, the V_{IN2} pin falling below 2.2V, or the EN pin going low, the SS2 discharging latch is set, triggering a start-up sequence.


The SS pins can also be pulled up by external current sources or resistors for output tracking. The external pull-up current should not exceed 100 μ A for either SS pin.

Figure 4 shows the soft-start for a 3.3V and 1.8V application.

Shorted-Output Protection


If an inductor is chosen that will not saturate excessively, the LT3640 will tolerate a shorted output. For the high voltage channel, the DA current comparator extends the internal oscillator period until the catch diode current is below its limit. Both the top switch and the DA comparator have current foldback to help limit load current when the output is shorted to ground. The DA current limit is 1.7A when the FB1 voltage is above 0.2V, and is 1A when the FB1 voltage is below 0.2V. Figure 5 shows the high voltage channel operation under shorted output.

Because of the low V_{IN2} voltage, the low voltage channel does not have current foldback. The low voltage channel does not extend the internal oscillator in shorted output condition allowing the high voltage channel to operate in constant frequency. If the bottom MOSFET current exceeds the NMOS current limit at the start of a clock cycle, the top MOSFET is kept off in this cycle (similar to pulse-skipping operation). The inductor valley current is kept below the NMOS current limit to ensure robustness in shorted output condition (Figure 6).




$V_{IN} = 12V$
 $R_T SET = 2MHz$

Figure 4. Soft-Start of LT3640



$V_{IN} = 30V$
 $V_{OUT1} = SHORT$

Figure 5. The High Voltage Channel Reduces Frequency to Protect Against Shorted Output With 30V Input



$V_{IN2} = 5V$
 $V_{OUT2} = SHORT$

Figure 6. The Low Voltage Channel Operates in Pulse-Skipping Mode to Protect Against Shorted Output

APPLICATIONS INFORMATION

Reverse Protection

In battery charging applications or in battery back-up systems, the output will be held high when the input to the LT3640 is absent. If the V_{IN} pin is floated and the LT3640 is enabled, the LT3640's internal circuitry will pull its quiescent current through the SW1 pin or the SW2 pin. This is fine if the system can tolerate a few mA in this state. If the LT3640 is disabled, the SW1 pin and the SW2 pin current will drop to essentially zero. However, if the V_{IN} pin is grounded while the high voltage channel output is held high, an external diode is required at the V_{IN} pin to prevent current being pulled out of the V_{IN} pin. If the V_{IN2} pin is grounded while the low voltage channel output is held high, an external diode is required at the V_{IN2} pin to prevent current being pulled out of the V_{IN2} pin (Figure 7).




Figure 7. Diodes Prevent Shorted Inputs from Discharging a Battery Tied to the Outputs


PFM Operation

To improve efficiency at light loads, the LT3640 automatically switches to pulse frequency modulation (PFM) operation which minimizes the switching loss and keeps the output voltage ripples small.


Because the two channels of the LT3640 may have different loads, the two channels can have different switching frequency (Figure 8).

Power-On Reset Timer


Each channel of the LT3640 has a power-on comparator. Both comparators are enabled when the LT3640 is powered up and starts monitoring their corresponding feedback voltages.



(8a)



(8b)



(8c)

Figure 8. PFM Operation

The threshold of power-on comparator is 1.15V for the high voltage channel, and 550mV for the low voltage channel.

Both $\overline{RST1}$ and $\overline{RST2}$ are open-drain outputs with weak internal pull-ups (100k to ~2V). The DC characteristics of the $\overline{RST1}$ and $\overline{RST2}$ pull-down strength are shown in the Typical Performance Characteristics section. The weak

APPLICATIONS INFORMATION

pull-ups eliminate the need for external pull-ups when the rise time of these pins is not critical. The open-drain configuration allows wired-OR connections.

The two power-on reset timers share one oscillator. The power-on reset timeout period, t_{RST} (64 cycles on the CPOR pin), which is the same for the two channels, can be programmed by connecting a capacitor, C_{POR} , between the CPOR pin and ground:

$$t_{RST} = C_{POR} \cdot 37 \cdot 10^6 \left(\frac{S}{F} \right)$$

For example, using a capacitor value of 8.2nF gives a 303ms reset timeout period. The accuracy of t_{RST} will be limited by the accuracy and temperature coefficient of the capacitor CPOR. Extra parasitic capacitance on the CPOR pin, such as probe capacitance, can affect t_{RST} .

Watchdog

The \overline{WDE} pin is the enable pin for the watchdog. As soon as both $\overline{RST1}$ and $\overline{RST2}$ are released, the watchdog starts a delay period, t_{DLY} , during which the input signal at the WDI pin is ignored for higher reliability. After the delay period, the watchdog starts detecting falling edges on the WDI pin. If the time between any two WDI falling edges is shorter than the watchdog lower boundary, t_{WDL} , or longer than the watchdog upper boundary, t_{WDU} , the \overline{WDO} pin is pulled down for a period of t_{RST} , which is the same as the power-on reset timeout period. When the \overline{WDO} pin is released, the watchdog again starts the delay period.

The \overline{WDO} is open-drain output with weak internal pull-up, similar to the \overline{RST} pins.


The delay period corresponding to 33 cycles on CWDT, the watchdog lower boundary (4 cycles on CWDT), and the watchdog upper boundary (64 cycles on CWDT) are all related and set by a capacitor, C_{WDT} , between the CWDT pin and ground:

$$t_{DLY} = t_{WDU} \cdot \left(\frac{33}{64} \right)$$


$$t_{WDL} = \frac{t_{WDU}}{16}$$

$$t_{WDU} = C_{WDT} \cdot 37 \cdot 10^6 \left(\frac{S}{F} \right)$$


The accuracy of the watchdog timer will be limited by the accuracy and temperature coefficient of the capacitor C_{WDT} . Extra parasitic capacitance on the CWDT pin, such as probe capacitance, can affect the watchdog timer.



(9a)



(9b)



(9c)

Figure 9. Power-On Reset and Watchdog Timing

APPLICATIONS INFORMATION

Figure 9a shows the power-on reset timing. Having FB1 or FB2 high starts the CPOR oscillator. After t_{RST} , the corresponding \overline{RST} is released. When both $\overline{RST1}$ and $\overline{RST2}$ are released, the CWDT oscillator starts. Figure 9b shows the watchdog waveform with the WDI period between t_{WDL} and t_{WDU} . The WDI falling edge resets the CWDT oscillator. The CPOR oscillator is disabled and \overline{WDO} remains high. Figure 9c shows the watchdog waveform with the WDI period longer than t_{WDU} . \overline{WDO} is asserted for a period of t_{RST} when the watchdog upper boundary, t_{WDU} , expires.

PCB Layout

For proper operation and minimum EMI, care must be taken during the printed circuit board (PCB) layout. Figure 10 shows the recommended component placement with trace, ground plane and via locations. The input loop of the high voltage channel, which is formed by the V_{IN} and SW1 pins, the external catch diode (D1), the input capacitor (C_{IN}) and the ground, should be as small as possible. These external components should be placed

on the same side of the circuit board as the LT3640, and their connections should be made on that layer. Place a local, unbroken ground plane below these components. The BST and SW nodes should be as small as possible. The boost capacitor (C_{BST}) should be as close to the BST and SW pins as possible.

The input loop of the low voltage channel is formed by the V_{IN2} pin, the input capacitor (C_{IN2}) and the ground. Place C_{IN2} close to the V_{IN2} and the GND pin to minimize this loop. Place a local, unbroken ground plane below this input loop.

Keep the FB1 and FB2 nodes small so that the ground traces will shield them from the switching nodes. The Exposed Pad on the bottom of the package must be soldered to the ground so that the pad acts as a heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT3640 to additional ground planes within the circuit board and on the bottom side.






Figure 10. Recommended PCB Layout, FE28 Package

TYPICAL APPLICATIONS


2MHz 3.3V/1.3A and 1.8V/1A Buck Regulators



2MHz 5V/0.8A and 1.2V/1A Buck Regulators




2MHz 2.5V/0.8A and 0.6V/1A Buck Regulators



PACKAGE DESCRIPTION

FE Package
28-Lead Plastic TSSOP (4.4mm)
 (Reference LTC DWG # 05-08-1663)


Exposed Pad Variation EB





- NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
 3. DRAWING NOT TO SCALE
 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- *DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

PACKAGE DESCRIPTION

UFD Package
28-Lead Plastic QFN (4mm × 5mm)
 (Reference LTC DWG # 05-08-1712 Rev B)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

TYPICAL APPLICATION

2MHz 3.3V/0.8A and 0.8V/1.2A Buck Regulators



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT3689	36V, 60V Transient Protection, 800mA, 2.2MHz High Efficiency MicroPower Step-Down DC/DC Converter with POR Reset and Watchdog Timer	V_{IN} : 3.6V to 36V, Transient to 60V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 75\mu A$, $I_{SD} < 1\mu A$, 3mm × 3mm QFN-16 Package
LT3686	37V, 55V _{MAX} , 1.2A, 2.5MHz High Efficiency Step-Down DC/DC Converter	V_{IN} : 3.6V to 37V, Transient to 55V, $V_{OUT(MIN)} = 1.21V$, $I_Q = 1.1mA$, $I_{SD} < 1\mu A$, 3mm × 3mm DFN-10 Package
LT3682	36V, 60V _{MAX} , 1A, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter	V_{IN} : 3.6V to 36V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 75\mu A$, $I_{SD} < 1\mu A$, 3mm × 3mm DFN-12 Package
LT3971	38V, 1.2A (I_{OUT}), 2MHz, High Efficiency Step-Down DC/DC Converter with Only 2.8µA of Quiescent Current	V_{IN} : 4.2V to 38V, $V_{OUT(MIN)} = 1.2V$, $I_Q = 2.8\mu A$, $I_{SD} < 1\mu A$, 3mm × 3mm DFN-10, MSOP-10E Packages
LT3991	55V, 1.2A (I_{OUT}), 2MHz, High Efficiency Step-Down DC/DC Converter with Only 2.8µA of Quiescent Current	V_{IN} : 4.2V to 55V, $V_{OUT(MIN)} = 1.2V$, $I_Q = 2.8\mu A$, $I_{SD} < 1\mu A$, 3mm × 3mm DFN-10, MSOP-10E Packages