Jameco Part Number 1752554

LINEAR TECHNOLOGY

12-Bit Rail-to-Rail Micropower DAC in MSOP Package

FEATURES

- **8-Lead MSOP Package**
- 12-Bit Resolution
- Supply Operation: 3V to 5V
- **Buffered True Rail-to-Rail Voltage Output**
- Output Swings from 0V to V_{REF}
- V_{REF} Can Tie to V_{CC}
- Schmitt Trigger On Clock Input Allows Direct Optocoupler Interface
- Power-On Reset Clears DAC to 0V
- 3-Wire Cascadable Serial Interface
- **Maximum DNL Error: 0.5LSB**
- Low Cost

APPLICATIONS

- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Cellular Telephones

DESCRIPTION

The LTC®1659 is a single supply, rail-to-rail voltage output, 12-bit digital-to-analog converter (DAC) in an MSOP package. It includes a rail-to-rail output buffer amplifier and an easy-to-use 3-wire cascadable serial interface.

The LTC1659 output swings from 0V to REF. The REF input can be tied to V_{CC} which can range from 2.7V to 5.5V. This allows a rail-to-rail output swing from 0V to V_{CC}. The LTC1659 draws only 250µA from a 5V supply.

Its guaranteed ±0.5LSB maximum DNL makes the LTC1659 excel in calibration, control and trim/adjust applications. The low power supply current and the small MSOP package make the LTC1659 ideal for battery-powered applications.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Functional Block Diagram: 12-Bit Rail-to-Rail DAC

1659 TA01

Differential Nonlinearity vs Input Code

1659 TA02

ABSOLUTE MAXIMUM RATINGS

V_{CC} to GND .... −0.5V to 7.5V
Logic Inputs to GND .... −0.5V to 7.5V
V_{OUT} .... −0.5V to V_{CC} + 0.5V
Maximum Junction Temperature .... 125°C
Storage Temperature Range .... −65°C to 150°C

Operating Temperature Range
    LTC1659CS8 .... 0°C to 70°C
    LTC1659IS8 .... −40°C to 85°C
    LTC1659CMS8 (Note 1) .... 0°C to 70°C
Lead Temperature (Soldering, 10 sec) .... 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART NUMBER
CLK 1 8 V_{CC} D_{IN} 2 7 V_{OUT} $\overline{CS}$/LD 3 6 REF D_{OUT} 4 5 GND	LTC1659CS8 LTC1659IS8
S8 PACKAGE 8-LEAD PLASTIC SO T_{JMAX} = 125°C, θ_{JA} = 150°C/W	**S8 PART MARKING** 1659 1659I

TOP VIEW	ORDER PART NUMBER
CLK 1 8 V_{CC} D_{IN} 2 7 V_{OUT} $\overline{CS}$/LD 3 6 REF D_{OUT} 4 5 GND	LTC1659CMS8
MS8 PACKAGE 8-LEAD PLASTIC MSOP T_{JMAX} = 125°C, θ_{JA} = 206°C/W	**MS8 PART MARKING** LTCK

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

V_{CC} = 2.7V to 5.5V, V_{OUT} unloaded, REF ≤ V_{CC}, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DAC							
	Resolution		●	12			Bits
	Monotonicity		●	12			Bits
DNL	Differential Nonlinearity	V_{REF} ≤ V_{CC} – 0.1V (Note 2)	●			±0.5	LSB
INL	Integral Nonlinearity	V_{REF} ≤ V_{CC} – 0.1V (Note2), T_A = 25°C V_{REF} ≤ V_{CC} – 0.1V (Note 2)	●			±5.0 ±5.5	LSB LSB
V_{OS}	Offset Error	Measured at Code 20, T_A = 25°C Measured at Code 20	●			±12 ±18	mV mV
V_{OS}TC	Offset Error Temperature Coefficient				±15		µV/°C
V_{FS}	Full-Scale Voltage	T_A = 25°C, REF = 4.096V (Note 6) REF = 4.096V (Note 6)	●	4.070 4.060	4.095 4.095	4.120 4.130	V V
V_{FS}TC	Full-Scale Voltage Temperature Coefficient				10		ppm/°C

ELECTRICAL CHARACTERISTICS

V_{CC} = 2.7V to 5.5V, V_{OUT} unloaded, REF $\leq V_{CC}$, $T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supply							
V_{CC}	Positive Supply Voltage	For Specified Performance	●	2.7		5.5	V
I_{CC}	Supply Current	(Note 5)	●		240	450	µA
Op Amp DC Performance							
	Short-Circuit Current Low	V_{OUT} Shorted to GND	●		70	120	mA
	Short-Circuit Current High	V_{OUT} Shorted to V_{CC}	●		65	120	mA
	Output Impedance to GND	Input Code = 0	●		40	150	Ω
	Output Line Regulation	Input Code = 4095, V_{CC} = 4.5V to 5.5V			0.1	1.5	LSB/V
AC Performance							
	Voltage Output Slew Rate	(Note 3)	●	0.5	1.0		V/µs
	Voltage Output Settling Time	(Notes 3, 4) to ±0.5LSB			14		µs
	Digital Feedthrough				0.3		nV•s
Reference Input							
R_{IN}	REF Input Resistance		●	17	28	40	kΩ
REF	REF Input Range	(Notes 6, 7)	●	0		V_{CC}	V
Digital I/O							
V_{IH}	Digital Input High Voltage	V_{CC} = 5V	●	2.4			V
V_{IL}	Digital Input Low Voltage	V_{CC} = 5V	●			0.8	V
V_{OH}	Digital Output High Voltage	V_{CC} = 5V, I_{OUT} = –1mA, D_{OUT} Only	●	V_{CC} – 1.0			V
V_{OL}	Digital Output Low Voltage	V_{CC} = 5V, I_{OUT} = 1mA, D_{OUT} Only	●			0.4	V
V_{IH}	Digital Input High Voltage	V_{CC} = 3V	●	2.0			V
V_{IL}	Digital Input Low Voltage	V_{CC} = 3V	●			0.6	V
V_{OH}	Digital Output High Voltage	V_{CC} = 3V, I_{OUT} = –1mA, D_{OUT} Only	●	V_{CC} – 0.7			V
V_{OL}	Digital Output Low Voltage	V_{CC} = 3V, I_{OUT} = 1mA, D_{OUT} Only	●			0.4	V
I_{LEAK}	Digital Input Leakage	V_{IN} = GND to V_{CC}	●			±10	µA
C_{IN}	Digital Input Capacitance	(Note 7)	●			10	pF

ELECTRICAL CHARACTERISTICS

V_{CC} = 2.7V to 5.5V, V_{OUT} unloaded, REF $\leq V_{CC}$, $T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Switching (V_{CC} = 4.5 to 5.5V)							
t_1	D_{IN} Valid to CLK Setup		●	40			ns
t_2	D_{IN} Valid to CLK Hold		●	0			ns
t_3	CLK High Time	(Note 7)	●	40			ns
t_4	CLK Low Time	(Note 7)	●	40			ns
t_5	$\overline{CS}$/LD Pulse Width	(Note 7)	●	50			ns
t_6	LSB CLK to $\overline{CS}$/LD	(Note 7)	●	40			ns
t_7	$\overline{CS}$/LD Low to CLK	(Note 7)	●	20			ns
t_8	D_{OUT} Output Delay	C_{LOAD} = 15pF	●	5		150	ns
t_9	CLK Low to $\overline{CS}$/LD Low	(Note 7)	●	20			ns
Switching (V_{CC} = 2.7 to 5.5V)							
t_1	D_{IN} Valid to CLK Setup		●	60			ns
t_2	D_{IN} Valid to CLK Hold		●	0			ns
t_3	CLK High Time	(Note 7)	●	60			ns
t_4	CLK Low Time	(Note 7)	●	60			ns
t_5	$\overline{CS}$/LD Pulse Width	(Note 7)	●	80			ns
t_6	LSB CLK to $\overline{CS}$/LD	(Note 7)	●	60			ns
t_7	$\overline{CS}$/LD Low to CLK	(Note 7)	●	30			ns
t_8	D_{OUT} Output Delay	C_{LOAD} = 15pF	●	10		220	ns
t_9	CLK Low to $\overline{CS}$/LD Low	(Note 7)	●	30			ns

The ● denotes specifications which apply over the full operating temperature range.

Note 1: The LTC1659CMS8 is designed, characterized and expected to meet industrial temperature limits, but is not tested at –40°C and 85°C. Consult factory for guaranteed I-grade MSOP parts. However, these parts are guaranteed for commercial temperature limits of 0°C to 70°C.

Note 2: Nonlinearity is defined from code 20 to code 4095 (full scale). See Applications Information.

Note 3: Load is 5kΩ in parallel with 100pF.

Note 4: DAC switched between all 1s and the code corresponding to V_{OS} for the part.

Note 5: Digital inputs at 0V or V_{CC}.

Note 6: V_{OUT} can only swing from (GND + $|V_{OS}|$) to (V_{CC} – $|V_{OS}|$) when output is unloaded.

Note 7: Guaranteed by design. Not subject to test.

# TYPICAL PERFORMANCE CHARACTERISTICS

Integral Nonlinearity (INL)


LTC1659 • TPC01

Differential Nonlinearity (DNL)

LTC1659 • TPC02

Minimum Output Voltage vs Output Sink Current

CODE = ALL ZEROS
V_{CC} = 5V

125°C   25°C
–55°C

LTC1659 • TPC03

Supply Headroom for Full Output Swing vs Load Current

ΔV_{OUT} < 1 LSB
CODE = ALL 1s
V_{OUT} = 4.095V

125°C
25°C
–55°C

LTC1659 • TPC04

Supply Current vs Logic Input Voltage

V_{CC} = 5V

LTC1659 • TPC05

Supply Current vs Temperature

V_{CC} = 5.5V
V_{CC} = 5.0V
V_{CC} = 4.5V

LTC1659 • TPC06

5

LTC1659

PIN FUNCTIONS

CLK (Pin 1): Serial Interface Clock. Internal Schmitt trigger on this input allows direct optocoupler interface.

D$_{IN}$ (Pin 2): Serial Interface Data. Data on the D$_{IN}$ pin is latched into the shift register on the rising edge of the serial clock.

$\overline{CS}$/LD (Pin 3): Serial Interface Enable and Load Control. When $\overline{CS}$/LD is low the CLK signal is enabled, so the data can be clocked in. When $\overline{CS}$/LD is pulled high, data is loaded from the shift register into the DAC register, updating the DAC output and the CLK is disabled internally.

D$_{OUT}$ (Pin 4): Output of the Shift Register which Becomes Valid on the Rising Edge of the Serial Clock.

GND (Pin 5): Ground.

REF (Pin 6): Reference Input. This pin can be tied to V$_{CC}$. The output will swing from 0V to REF. The typical input resistance is 28k.

V$_{OUT}$ (Pin 7): Buffered DAC Output.

V$_{CC}$ (Pin 8): Positive Supply Input. $2.7V \leq V_{CC} \leq 5.5V$. Requires a bypass capacitor to ground.

BLOCK DIAGRAM

1659 BD

6

TIMING DIAGRAM

1659 TD

DEFINITIONS

Differential Nonlinearity (DNL): The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

$$DNL = (\Delta V_{OUT} - LSB)/LSB$$

Where ΔV_{OUT} is the measured voltage difference between two adjacent codes.

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(sec).

Full-Scale Error (FSE): The deviation of the actual full-scale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information).

Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater

than zero. The INL error at a given input code is calculated as follows:

$$INL = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(code/4095)]/LSB$$

Where V_{OUT} is the output voltage of the DAC measured at the given input code.

Least Significant Bit (LSB): The ideal voltage difference between two successive codes.

$$LSB = V_{REF}/4096$$

Resolution (n): Defines the number of DAC output states (2^n) that divide the full-scale range. Resolution does not imply linearity.

Voltage Offset Error (V_{OS}): Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).

For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.

OPERATION

Serial Interface

The data on the D_{IN} input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first. The DAC register loads the data from the shift register when $\overline{CS}/LD$ is pulled high. The CLK is disabled internally when $\overline{CS}/LD$ is high. Note: CLK must be low before $\overline{CS}/LD$ is pulled low to avoid an extra internal clock pulse.

The buffered output of the 12-bit shift register is available on the D_{OUT} pin which swings from GND to V_{CC}. Multiple LTC1659s may be daisy-chained together by connecting the D_{OUT} pin to the D_{IN} pin of the next chip, while the CLK and $\overline{CS}/LD$ signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the $\overline{CS}/LD$ signal is pulled high to update all of them simultaneously.

Voltage Output

The LTC1659's rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 300mV of the positive supply voltage or ground. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40Ω when driving a load to the rails. The output can drive 1000pF without going into oscillation.

The output swings from 0V to the voltage at the REF pin, i.e., there is a gain of 1 from the REF to V_{OUT}. Please note if REF is tied to V_{CC} the output can only swing to (V_{CC} – V_{OS}). See Applications Information.

APPLICATIONS INFORMATION

Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at 0V as shown in Figure 1(b).

Similarly, limiting can occur near full scale when the REF pin is tied to V_{CC}. If $V_{REF} = V_{CC}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at V_{CC} as shown is Figure 1(c). No full-scale limiting can occur if V_{REF} is less than V_{CC} – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.


Figure 1. Effects of Rail-to-Rail Operation on a DAC Transfer Curve
**(a) Overall Transfer Function**
(b) Effect of Negative Offset for Codes Near Zero Scale
(c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When $V_{REF} = V_{CC}$

TYPICAL APPLICATION

12-Bit, 3V to 5V Single Supply, Rail-to-Rail Voltage Output DAC

1659 TA03

# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package
8-Lead Plastic MSOP
(LTC DWG # 05-08-1660)

0.118 ± 0.004*
(3.00 ± 0.102)

0.192 ± 0.004
(4.88 ± 0.10)

0.118 ± 0.004**
(3.00 ± 0.102)

0.007
(0.18)

0° – 6° TYP

0.021 ± 0.006
(0.53 ± 0.015)

0.040 ± 0.006
(1.02 ± 0.15)

0.034 ± 0.004
(0.86 ± 0.102)

SEATING PLANE

0.012
(0.30)
REF

0.0256
(0.65)
TYP

0.006 ± 0.004
(0.15 ± 0.102)

MSOP (MS8) 1197

* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

PACKAGE DESCRIPTION
Dimensions in inches (millimeters) unless otherwise noted.

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)

$\frac{0.189 - 0.197*}{(4.801 - 5.004)}$

8   7   6   5

$\frac{0.228 - 0.244}{(5.791 - 6.197)}$

$\frac{0.150 - 0.157**}{(3.810 - 3.988)}$

1   2   3   4

$\frac{0.010 - 0.020}{(0.254 - 0.508)} \times 45°$

$\frac{0.008 - 0.010}{(0.203 - 0.254)}$

0° – 8° TYP

$\frac{0.016 - 0.050}{0.406 - 1.270}$

$\frac{0.053 - 0.069}{(1.346 - 1.752)}$

$\frac{0.004 - 0.010}{(0.101 - 0.254)}$

$\frac{0.014 - 0.019}{(0.355 - 0.483)}$

$\frac{0.050}{(1.270)}$
TYP

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

SO8 0996

TYPICAL APPLICATION

Digitally Programmable Current Source

$$I_{OUT} = \frac{D_{IN} \cdot 5}{4096 \cdot R_A} \approx 0mA\ TO\ 10mA$$

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1257	Single 12-Bit V_{OUT} DAC, Full Scale: 2.048V, V_{CC}: 4.75V to 15.75V, Reference Can Be Overdriven Up to 12V, i.e., FS_{MAX} = 12V	5V to 15V Single Supply, Complete V_{OUT} DAC in SO-8 Package
LTC1446/LTC1446L	Dual 12-Bit V_{OUT} DACs in SO-8 Package	LTC1446: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1446L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V
LTC1448	Dual 12-Bit V_{OUT} DAC, V_{CC}: 2.7V to 5.5V	Output Swings from GND to REF. REF Input Can Be Tied to V_{CC}
LTC1450/LTC1450L	Single 12-Bit V_{OUT} DACs with Parallel Interface	LTC1450: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1450L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V
LTC1451	Single Rail-to-Rail 12-Bit DAC, Full Scale: 4.095V, V_{CC}: 4.5V to 5.5V, Internal 2.048V Reference Brought Out to Pin	5V, Low Power Complete V_{OUT} DAC in SO-8 Package
LTC1452	Single Rail-to-Rail 12-Bit V_{OUT} Multiplying DAC, V_{CC}: 2.7V to 5.5V	Low Power, Multiplying V_{OUT} DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package
LTC1453	Single Rail-to-Rail 12-Bit V_{OUT} DAC, Full Scale: 2.5V, V_{CC}: 2.7V to 5.5V	3V, Low Power, Complete V_{OUT} DAC in SO-8 Package
LTC1454/LTC1454L	Dual 12-Bit V_{OUT} DACs in SO-16 Package with Added Functionality	LTC1454: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1454L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V
LTC1456	Single Rail-to-Rail Output 12-Bit DAC with Clear Pin, Full Scale: 4.095V, V_{CC}: 4.5V to 5.5V	Low Power, Complete V_{OUT} DAC in SO-8 Package with Clear Pin
LTC1458/LTC1458L	Quad 12 Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1458L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V