# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **Cautions**

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas
  Technology Corporation product best suited to the customer's application; they do not convey any
  license under any intellectual property rights, or any other rights, belonging to Renesas Technology
  Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# Hitachi 16-Bit Single-Chip Microcomputer

# H8S/2128 Series, H8S/2124 Series H8S/2128F-ZTAT<sup>TM</sup>

Hardware Manual — Supplement —



ADE-602-114B Rev. 3.0 5/22/02 Hitachi, Ltd.

#### Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's
  patent, copyright, trademark, or other intellectual property rights for information contained in
  this document. Hitachi bears no responsibility for problems that may arise with third party's
  rights, including intellectual property rights, in connection with use of the information
  contained in this document.
- Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# Announcement of Changes to Hardware Manual Contents

This is to announce that, with the addition of H8S/2128S and H8S/2127S products, a Supplement has been prepared for the following sections of the Hitachi single-chip microcomputer H8S/2128 Series and H8S/2124 Series Hardware Manual.

## Applicable Manual:

H8S/2128 Series, H8S/2124 Series, H8S/2128F-ZTAT Hardware Manual, 2nd Edition (ADE-602-114A), published September 1999

#### Applicable Sections:

Section 16, I<sup>2</sup>C Bus Interface  $\rightarrow$  Replaced with "Supplement, Section 16" Sections 22–23, Electrical Characteristics  $\rightarrow$  Replaced with "Supplement, Section 22" Appendix F, Product Code Lineup  $\rightarrow$  Replaced with "Supplement, Appendix F"

Semiconductor & Integrated Circuits Hitachi, Ltd.





# Contents

Secti	on 16	I <sup>2</sup> C Bus Interface [Option]	1
16.1	Overvio	ew	1
	16.1.1	Features	1
	16.1.2	Block Diagram	2
	16.1.3	Input/Output Pins	4
	16.1.4	Register Configuration	5
16.2	Registe	r Descriptions	6
	16.2.1	I <sup>2</sup> C Bus Data Register (ICDR)	6
	16.2.2	Slave Address Register (SAR)	9
	16.2.3	Second Slave Address Register (SARX)	10
	16.2.4	I <sup>2</sup> C Bus Mode Register (ICMR)	11
	16.2.5	I <sup>2</sup> C Bus Control Register (ICCR)	14
	16.2.6	I <sup>2</sup> C Bus Status Register (ICSR)	21
	16.2.7	Serial/Timer Control Register (STCR)	26
	16.2.8	DDC Switch Register (DDCSWR)	27
	16.2.9	Module Stop Control Register (MSTPCR)	29
16.3		on	30
	16.3.1	I <sup>2</sup> C Bus Data Format	30
	16.3.2	Master Transmit Operation	32
	16.3.3	Master Receive Operation	34
	16.3.4	Slave Receive Operation	37
	16.3.5	Slave Transmit Operation	39
	16.3.6	IRIC Setting Timing and SCL Control	41
	16.3.7	Automatic Switching from Formatless Mode to I <sup>2</sup> C Bus Format	42
	16.3.8	Operation Using the DTC	43
		Noise Canceler	44
	16.3.10	Sample Flowcharts	44
	16.3.11	Initialization of Internal State	48
16.4	Usage l	Notes	50
Secti	on 22	Electrical Characteristics	57
22.1	Voltage	e of Power Supply and Operating Range	57
22.2	Electric	cal Characteristics [H8S/2128 Series, H8S/2128 F-ZTAT]	59
	22.2.1	Absolute Maximum Ratings	59
	22.2.2	DC Characteristics	60
	22.2.3	AC Characteristics	71
	22.2.4	A/D Conversion Characteristics	90
		Flash Memory Characteristics	92
	22.2.6	Usage Note	94

22.3	Electric	cal Characteristics [H8S/2128S Series]	95
	22.3.1	Absolute Maximum Ratings	95
	22.3.2	DC Characteristics	96
	22.3.3	AC Characteristics	107
		A/D Conversion Characteristics	
	22.3.5	Usage Note	128
22.4		cal Characteristics [H8S/2124 Series]	
	22.4.1	Absolute Maximum Ratings	130
	22.4.2	DC Characteristics	131
	22.4.3	AC Characteristics	138
	22.4.4	A/D Conversion Characteristics	155
	22.4.5	Usage Note	157
Appe	endix F	Product Code Lineup	159

# Section 16 I<sup>2</sup>C Bus Interface [Option]

A two-channel I<sup>2</sup>C bus interface is available as an option in the H8S/2128 Series. The I<sup>2</sup>C bus interface is not available for the H8S/2124 Series. Observe the following notes when using this option.

1. For mask-ROM versions, a W is added to the part number in products in which this optional function is used.

Examples: HD6432127SWFA

2. The product number is identical for F-ZTAT versions. However, be sure to inform your Hitachi sales representative if you will be using this option.

## 16.1 Overview

A two-channel  $I^2C$  bus interface is available for the H8S/2128 Series as an option. The  $I^2C$  bus interface conforms to and provides a subset of the Philips  $I^2C$  bus (inter-IC bus) interface functions. The register configuration that controls the  $I^2C$  bus differs partly from the Philips configuration, however.

Each I<sup>2</sup>C bus interface channel uses only one data line (SDA) and one clock line (SCL) to transfer data, saving board and connector space.

#### 16.1.1 Features

- Selection of addressing format or non-addressing format
  - I<sup>2</sup>C bus format: addressing format with acknowledge bit, for master/slave operation
  - Serial format: non-addressing format without acknowledge bit, for master operation only
- Conforms to Philips I<sup>2</sup>C bus interface (I<sup>2</sup>C bus format)
- Two ways of setting slave address (I<sup>2</sup>C bus format)
- Start and stop conditions generated automatically in master mode (I<sup>2</sup>C bus format)
- Selection of acknowledge output levels when receiving (I<sup>2</sup>C bus format)
- Automatic loading of acknowledge bit when transmitting (I<sup>2</sup>C bus format)
- Wait function in master mode (I<sup>2</sup>C bus format)
   A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement. The wait can be cleared by clearing the interrupt flag.

- Wait function in slave mode (I<sup>2</sup>C bus format)
  - A wait request can be generated by driving the SCL pin low after data transfer, excluding acknowledgement. The wait request is cleared when the next transfer becomes possible.
- Three interrupt sources
  - Data transfer end (including transmission mode transition with I<sup>2</sup>C bus format and address reception after loss of master arbitration)
  - Address match: when any slave address matches or the general call address is received in slave receive mode (I<sup>2</sup>C bus format)
  - Stop condition detection
- Selection of 16 internal clocks (in master mode)
- Direct bus drive (with SCL and SDA pins)
  - Two pins—P52/SCL0 and P47/SDA0—(normally NMOS push-pull outputs) function as NMOS open-drain outputs when the bus drive function is selected.
  - Two pins—P24/SCL1 and P23/SDA1—(normally CMOS pins) function as NMOS-only outputs when the bus drive function is selected.
- Automatic switching from formatless mode to I<sup>2</sup>C bus format (channel 0 only)
  - Slave mode addressless (no start condition/end condition, non-addressing) operation
  - Operation using common data pin (SDA) and independent clock pin (VSYNCI, SCL) pin configuration
  - Automatic switching from formatless mode to I<sup>2</sup>C bus format on fall of SCL

# 16.1.2 Block Diagram

Figure 16.1 shows a block diagram of the I<sup>2</sup>C bus interface.

Figure 16.2 shows an example of I/O pin connections to external circuits. Channel 0 I/O pins and channel 1 I/O pins differ in structure, and have different specifications for permissible applied voltages. For details, see section 22, Electrical Characteristics.




Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface




Figure 16.2 I<sup>2</sup>C Bus Interface Connections (Example: This Chip as Master)

## 16.1.3 Input/Output Pins

Table 16.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface.

Table 16.1 I<sup>2</sup>C Bus Interface Pins

Channel	Name	Abbreviation*	I/O	Function
0	Serial clock	SCL0	I/O	IIC0 serial clock input/output
	Serial data	SDA0	I/O	IIC0 serial data input/output
	Formatless serial clock	VSYNCI	Input	IIC0 formatless serial clock input
1	Serial clock	SCL1	I/O	IIC1 serial clock input/output
	Serial data	SDA1	I/O	IIC1 serial data input/output

Note: \* In the text, the channel subscript is omitted, and only SCL and SDA are used.

# 16.1.4 Register Configuration

Table 16.2 summarizes the registers of the I<sup>2</sup>C bus interface.

**Table 16.2 Register Configuration** 

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	I <sup>2</sup> C bus control register	ICCR0	R/W	H'01	H'FFD8
	I <sup>2</sup> C bus status register	ICSR0	R/W	H'00	H'FFD9
	I <sup>2</sup> C bus data register	ICDR0	R/W		H'FFDE*2
	I <sup>2</sup> C bus mode register	ICMR0	R/W	H'00	H'FFDF*2
	Slave address register	SAR0	R/W	H'00	H'FFDF*2
	Second slave address register	SARX0	R/W	H'01	H'FFDE*2
1	I <sup>2</sup> C bus control register	ICCR1	R/W	H'01	H'FF88
	I <sup>2</sup> C bus status register	ICSR1	R/W	H'00	H'FF89
	I <sup>2</sup> C bus data register	ICDR1	R/W	<del></del>	H'FF8E*2
	I <sup>2</sup> C bus mode register	ICMR1	R/W	H'00	H'FF8F*2
	Slave address register	SAR1	R/W	H'00	H'FF8F*2
	Second slave address register	SARX1	R/W	H'01	H'FF8E*2
Common	Serial/timer control register	STCR	R/W	H'00	H'FFC3
	DDC switch register	DDCSWR	R/W	H'0F	H'FEE6
	Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
		MSTPCRL	R/W	H'FF	H'FF87

Notes: \*1 Lower 16 bits of the address.

The I<sup>2</sup>C bus interface registers are assigned to the same addresses as other registers. Register selection is performed by means of the IICE bit in the serial/timer control register (STCR).

<sup>\*2</sup> The register that can be written or read depends on the ICE bit in the I<sup>2</sup>C bus control register. The slave address register can be accessed when ICE = 0, and the I<sup>2</sup>C bus mode register can be accessed when ICE = 1.

# **16.2** Register Descriptions

# 16.2.1 I<sup>2</sup>C Bus Data Register (ICDR)

Bit	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value			_	_	_	_	_	_
Read/Write	R/W							

# • ICDRR

Bit	7	6	5	4	3	2	1	0
	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0
Initial value	_	_	_	_	_	_	_	_
Read/Write	R	R	R	R	R	R	R	R

## • ICDRS

Bit	7	6	5	4	3	2	1	0
	ICDRS7	ICDRS6	ICDRR5	ICDRS4	ICDRS3	ICDRS2	ICDRS1	ICDRS0
Initial value	_	_	_	_	_	_	_	
Read/Write	_	_	_	_	_	_	_	_

# • ICDRT

Bit	7	6	5	4	3	2	1	0
	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0
Initial value	_	_	_	_	_	_	_	
Read/Write	W	W	W	W	W	W	W	W

# • TDRE, RDRF (internal flags)

Bit		_
	TDRE	RDRF
Initial value	0	0
Read/Write	_	_

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is divided internally into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). ICDRS cannot be read or written by the CPU, ICDRR is read-only, and ICDRT is write-only. Data transfers among the three registers are performed automatically in coordination with changes in the bus state, and affect the status of internal flags such as TDRE and RDRF.

If IIC is in transmit mode and the next data is in ICDRT (the TDRE flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRT to ICDRS. If IIC is in receive mode and no previous data remains in ICDRR (the RDRF flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRS to ICDRR.

If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1.

ICDR is assigned to the same address as SARX, and can be written and read only when the ICE bit is set to 1 in ICCR.

The value of ICDR is undefined after a reset.

The TDRE and RDRF flags are set and cleared under the conditions shown below. Setting the TDRE and RDRF flags affects the status of the interrupt flags.

TDRE	Description						
0	The next transmit data is in ICDR (ICDRT), or transmission cannot (Initial value) be started						
	[Clearing conditions]						
	<ul> <li>When transmit data is written in ICDR (ICDRT) in transmit mode (TRS = 1)</li> <li>When a stop condition is detected in the bus line state after a stop condition is issued with the I²C bus format or serial format selected</li> <li>When a stop condition is detected with the I²C bus format selected</li> <li>In receive mode (TRS = 0) (A 0 write to TRS during transfer is valid after reception of a frame containing an acknowledge bit)</li> </ul>						
1	The next transmit data can be written in ICDR (ICDRT)						
	[Setting conditions]						
	<ul> <li>In transmit mode (TRS = 1), when a start condition is detected in the bus line state after a start condition is issued in master mode with the I<sup>2</sup>C bus format or serial format selected</li> </ul>						
	<ul> <li>At the first transmit mode setting (TRS = 1) (first transmit mode setting only) after the mode is switched from I<sup>2</sup>C bus mode to formatless mode</li> </ul>						
	When data is transferred from ICDRT to ICDRS						
	(Data transfer from ICDRT to ICDRS when TRS = 1 and TDRE = 0, and ICDRS is empty)						

RDRF	Description						
0	The data in ICDR (ICDRR) is invalid	(Initial value)					
	[Clearing condition]						
	When ICDR (ICDRR) receive data is read in receive mode						
1	The ICDR (ICDRR) receive data can be read						
	[Setting condition]						
	When data is transferred from ICDRS to ICDRR						
	(Data transfer from ICDRS to ICDRR in case of normal termination wi RDRF = 0)	th TRS = 0 and					

When detecting a start condition and then switching from slave receive mode (TRS = 0) state to transmit mode (TRS = 1) (first transmit mode switching only).

#### 16.2.2 Slave Address Register (SAR)

Bit	7	6	5	4	3	2	1	0
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

SAR is an 8-bit readable/writable register that stores the slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SAR is assigned to the same address as ICMR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.

SAR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 1—Slave Address (SVA6 to SVA0):** Set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I<sup>2</sup>C bus.

**Bit 0—Format Select (FS):** Used together with the FSX bit in SARX and the SW bit in DDCSWR to select the communication format.

- I<sup>2</sup>C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless mode (channel 0 only): non-addressing format with or without acknowledge bit, slave mode only, start/stop conditions not detected

The FS bit also specifies whether or not SAR slave address recognition is performed in slave mode.

Bit 6	Bit 0	Bit 0	
SW	FS	FSX	Operating Mode
0	0	0	I <sup>2</sup> C bus format
			<ul> <li>SAR and SARX slave addresses recognized</li> </ul>
		1	I <sup>2</sup> C bus format (Initial value)
			<ul> <li>SAR slave address recognized</li> </ul>
			SARX slave address ignored
	1	0	I <sup>2</sup> C bus format
			<ul> <li>SAR slave address ignored</li> </ul>
			<ul> <li>SARX slave address recognized</li> </ul>
		1	Synchronous serial format
			<ul> <li>SAR and SARX slave addresses ignored</li> </ul>
1	0	0	Formatless mode (start/stop conditions not detected)
	0	1	Acknowledge bit used
	1	0	
	1	1	Formatless mode* (start/stop conditions not detected)
			No acknowledge bit

Note: \*Do not set this mode when automatic switching to the I<sup>2</sup>C bus format is performed by means of the DDCSWR setting.

# 16.2.3 Second Slave Address Register (SARX)

SARX

DDCSWR SAR

Bit	7	6	5	4	3	2	1	0
	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W						

SARX is an 8-bit readable/writable register that stores the second slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SARX is assigned to the same address as ICDR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.

SARX is initialized to H'01 by a reset and in hardware standby mode.

**Bits 7 to 1—Second Slave Address (SVAX6 to SVAX0):** Set a unique address in bits SVAX6 to SVAX0, differing from the addresses of other slave devices connected to the I<sup>2</sup>C bus.

**Bit 0—Format Select X (FSX):** Used together with the FS bit in SAR and the SW bit in DDCSWR to select the communication format.

- I<sup>2</sup>C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless mode: non-addressing format with or without acknowledge bit, slave mode only, start/stop conditions not detected

The FSX bit also specifies whether or not SARX slave address recognition is performed in slave mode. For details, see the description of the FS bit in SAR.

### 16.2.4 I<sup>2</sup>C Bus Mode Register (ICMR)

Bit	7	6	5	4	3	2	1	0
	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the master mode transfer clock frequency and the transfer bit count. ICMR is assigned to the same address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR.

ICMR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—MSB-First/LSB-First Select** (MLS): Selects whether data is transferred MSB-first or LSB-first.

If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1.

Do not set this bit to 1 when the I<sup>2</sup>C bus format is used.

Bit 7

MLS	Description	
0	MSB-first	(Initial value)
1	LSB-first	

**Bit 6—Wait Insertion Bit (WAIT):** Selects whether to insert a wait between the transfer of data and the acknowledge bit, in master mode with the I<sup>2</sup>C bus format. When WAIT is set to 1, after the fall of the clock for the final data bit, the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

The IRIC flag in ICCR is set to 1 on completion of the acknowledge bit transfer, regardless of the WAIT setting.

The setting of this bit is invalid in slave mode.

Bit 6

WAIT	Description	
0	Data and acknowledge bits transferred consecutively	(Initial value)
1	Wait inserted between data and acknowledge bits	

**Bits 5 to 3—Serial Clock Select (CKS2 to CKS0):** These bits, together with the IICX1 (channel 1) or IICX0 (channel 0) bit in the STCR register, select the serial clock frequency in master mode. They should be set according to the required transfer rate.

STCR Bit 5 or 6 Bit 5 Bit 4 Bit 3

_						_		
	ro	n	0	2	r I	•	2	te

IICX	CKS2	CKS1	CKS0	Clock	ø = 5 MHz	ø = 8 MHz	ø = 10 MHz	ø = 16 MHz	ø = 20 MHz
0	0	0	0	ø/28	179 kHz	286 kHz	357 kHz	571 kHz*	714 kHz*
			1	ø/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz*
		1	0	ø/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz*
			1	ø/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
	1	0	0	ø/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
			1	ø/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
		1	0	ø/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
			1	ø/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
1	0	0	0	ø/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
			1	ø/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
		1	0	ø/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
			1	ø/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
	1	0	0	ø/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
			1	ø/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
		1	0	ø/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
			1	ø/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

Note: \* Outside the I<sup>2</sup>C bus interface specification range (normal mode: max. 100 kHz; high-speed mode: max. 400 kHz).

**Bits 2 to 0—Bit Counter (BC2 to BC0):** Bits BC2 to BC0 specify the number of bits to be transferred next. With the I<sup>2</sup>C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.

The bit counter is initialized to 000 by a reset and when a start condition is detected. The value returns to 000 at the end of a data transfer, including the acknowledge bit.

Bit 2	Bit 1	Bit 0	Bits		
BC2	BC1	BC0	Synchronous Serial Format	I <sup>2</sup> C Bus Format	
0	0	0	8	9	(Initial value)
		1	1	2	
	1	0	2	3	
		1	3	4	
1	0	0	4	5	
		1	5	6	
	1	0	6	7	
		1	7	8	

# 16.2.5 I<sup>2</sup>C Bus Control Register (ICCR)

Bit	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Note: \* Only 0 can be written, to clear the flag.

ICCR is an 8-bit readable/writable register that enables or disables the I<sup>2</sup>C bus interface, enables or disables interrupts, selects master or slave mode and transmission or reception, enables or disables acknowledgement, confirms the I<sup>2</sup>C bus interface bus status, issues start/stop conditions, and performs interrupt flag confirmation.

ICCR is initialized to H'01 by a reset and in hardware standby mode.

Bit 7—I<sup>2</sup>C Bus Interface Enable (ICE): Selects whether or not the I<sup>2</sup>C bus interface is to be used. When ICE is set to 1, port pins function as SCL and SDA input/output pins and transfer operations are enabled. When ICE is cleared to 0, the I<sup>2</sup>C bus interface module is halted and its internal states are cleared.

The SAR and SARX registers can be accessed when ICE is 0. The ICMR and ICDR registers can be accessed when ICE is 1.

Bit 7

ICE	Description				
0	I <sup>2</sup> C bus interface module disabled, with SCL and SDA signal pins set to port function	(Initial value)			
	I <sup>2</sup> C bus interface module internal states initialized				
	SAR and SARX can be accessed				
1	I <sup>2</sup> C bus interface module enabled for transfer operations (pins SCL the bus)	and SCA are driving			
	ICMR and ICDR can be accessed				

Bit 6—I<sup>2</sup>C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I<sup>2</sup>C bus interface to the CPU.

#### Bit 6

IEIC	Description	
0	Interrupts disabled	(Initial value)
1	Interrupts enabled	

#### Bit 5—Master/Slave Select (MST)

#### Bit 4—Transmit/Receive Select (TRS)

MST selects whether the I<sup>2</sup>C bus interface operates in master mode or slave mode.

TRS selects whether the I<sup>2</sup>C bus interface operates in transmit mode or receive mode.

In master mode with the  $I^2C$  bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. In slave receive mode with the addressing format (FS = 0 or FSX = 0), hardware automatically selects transmit or receive mode according to the  $R/\overline{W}$  bit in the first frame after a start condition.

Modification of the TRS bit during transfer is deferred until transfer of the frame containing the acknowledge bit is completed, and the changeover is made after completion of the transfer.

MST and TRS select the operating mode as follows.



Bit 5	Bit 4		
MST	TRS	Operating Mode	
0	0	Slave receive mode	(Initial value)
	1	Slave transmit mode	
1	0	Master receive mode	
	1	Master transmit mode	

# Bit 5

MST	Description						
0	Slave mode (Initial v						
	[Clearing conditions]						
	1. When 0 is written by software						
	2. When bus arbitration is lost after transmission is started in I <sup>2</sup> C bus format master mode						
1	Master mode						
	[Setting conditions]						
	1. When 1 is written by software (in cases other than clearing condition	า 2)					
	2. When 1 is written in MST after reading MST = 0 (in case of clearing	condition 2)					

# Bit 4

TRS	Description						
0	Receive mode (Initial value)						
	[Clearing conditions]						
	<ol> <li>When 0 is written by software (in cases other than setting condition</li> <li>3)</li> </ol>						
	<ol><li>When 0 is written in TRS after reading TRS = 1 (in case of clearing condition 3)</li></ol>						
	<ol> <li>When bus arbitration is lost after transmission is started in I<sup>2</sup>C bus format master mode</li> </ol>						
	4. When the SW bit in DDCSWR changes from 1 to 0						
1	Transmit mode						
	[Setting conditions]						
	1. When 1 is written by software (in cases other than clearing conditions 3 and 4)						
	<ol><li>When 1 is written in TRS after reading TRS = 0 (in case of clearing conditions 3 and 4)</li></ol>						
	3. When a 1 is received as the $R/\overline{W}$ bit of the first frame in $I^2C$ bus format slave mode						

**Bit 3—Acknowledge Bit Judgement Selection (ACKE):** Specifies whether the value of the acknowledge bit returned from the receiving device when using the I<sup>2</sup>C bus format is to be ignored and continuous transfer is performed, or transfer is to be aborted and error handling, etc., performed if the acknowledge bit is 1. When the ACKE bit is 0, the value of the received acknowledge bit is not indicated by the ACKB bit, which is always 0.

In the H8S/2128 Series, the DTC can be used to perform continuous transfer. The DTC is activated when the IRTR interrupt flag is set to 1 (IRTR is one of two interrupt flags, the other being IRIC). When the ACKE bit is 0, the TDRE, IRIC, and IRTR flags are set on completion of data transmission, regardless of the value of the acknowledge bit. When the ACKE bit is 1, the TDRE, IRIC, and IRTR flags are set on completion of data transmission when the acknowledge bit is 0, and the IRIC flag alone is set on completion of data transmission when the acknowledge bit is 1.

When the DTC is activated, the TDRE, IRIC, and IRTR flags are cleared to 0 after the specified number of data transfers have been executed. Consequently, interrupts are not generated during continuous data transfer, but if data transmission is completed with a 1 acknowledge bit when the ACKE bit is set to 1, the DTC is not activated and an interrupt is generated, if enabled.

Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

#### Bit 3

ACKE	 Description	
0	The value of the acknowledge bit is ignored, and continuous transfer is performed	(Initial value)
1	If the acknowledge bit is 1, continuous transfer is interrupted	

**Bit 2—Bus Busy (BBSY):** The BBSY flag can be read to check whether the I<sup>2</sup>C bus (SCL, SDA) is busy or free. In master mode, this bit is also used to issue start and stop conditions.

A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition, clearing BBSY to 0.

To issue a start condition, use a MOV instruction to write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, use a MOV instruction to write 0 in BBSY and 0 in SCP. It is not possible to write to BBSY in slave mode; the I<sup>2</sup>C bus interface must be set to master transmit mode before issuing a start condition. MST and TRS should both be set to 1 before writing 1 in BBSY and 0 in SCP.

#### Bit 2

BBSY	Description	
0	Bus is free	(Initial value)
	[Clearing condition]	
	When a stop condition is detected	
1	Bus is busy	
	[Setting condition]	
	When a start condition is detected	

Bit 1—I<sup>2</sup>C Bus Interface Interrupt Request Flag (IRIC): Indicates that the I<sup>2</sup>C bus interface has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, when bus arbitration is lost in master transmit mode, and when a stop condition is detected. IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. See section 16.3.6, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.

IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.

When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.

Bit 1	
IRIC	
0	Waiting for transfer, or transfer in progress (Initial value) [Clearing conditions]
	<ol> <li>When 0 is written in IRIC after reading IRIC = 1</li> <li>When ICDR is written or read by the DTC         (When the TDRE or RDRF flag is cleared to 0)         (This is not always a clearing condition; see the description of DTC operation for details)</li> </ol>
1	Interrupt requested
	[Setting conditions]
	<ul> <li>I<sup>2</sup>C bus format master mode</li> </ul>
	<ol> <li>When a start condition is detected in the bus line state after a start condition is issued</li> </ol>
	(when the TDRE flag is set to 1 because of first frame transmission)
	2. When a wait is inserted between the data and acknowledge bit when WAIT = 1
	<ol> <li>At the end of data transfer         <ul> <li>(at the rise of the 9th transmit/receive clock pulse when no wait is inserted,</li> <li>(WAIT=0) and, when a wait is inserted (WAIT=1), at the fall of the 8th transmit/receive clock pulse)</li> </ul> </li> </ol>
	<ol> <li>When a slave address is received after bus arbitration is lost (when the AL flag is set to 1)</li> </ol>
	<ol><li>When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)</li></ol>
	<ul> <li>I<sup>2</sup>C bus format slave mode</li> </ul>
	<ol> <li>When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1)</li> </ol>
	and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)
	<ol> <li>When the general call address is detected (when FS = 0 and the ADZ flag is set to 1)</li> </ol>
	and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)
	<ol><li>When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)</li></ol>
	<ol> <li>When a stop condition is detected (when the STOP or ESTP flag is set to 1)</li> </ol>

- Synchronous serial format, and formatless mode
  - 1. At the end of data transfer (when the TDRE or RDRF flag is set to 1)
  - 2. When a start condition is detected with serial format selected
  - 3. When the SW bit is set to 1 in DDCSWR

Except the above, when the conditions to set the TDRE or RDRF internal flag to 1 is generated

When, with the I<sup>2</sup>C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the TDRE or RDRF internal flag is set, the readable IRTR flag may or may not be set. The IRTR flag (the DTC start request flag) is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in I<sup>2</sup>C bus format slave mode.

Even when the IRIC flag and IRTR flag are set, the TDRE or RDRF internal flag may not be set. The IRIC and IRTR flags are not cleared at the end of the specified number of transfers in continuous transfer using the DTC. The TDRE or RDRF flag is cleared, however, since the specified number of ICDR reads or writes have been completed.

Table 16.3 shows the relationship between the flags and the transfer states.

**Table 16.3 Flags and Transfer States** 

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	State
1/0	1/0	0	0	0	0	0	0	0	0	0	Idle state (flag clearing required)
1	1	0	0	0	0	0	0	0	0	0	Start condition issuance
1	1	1	0	0	1	0	0	0	0	0	Start condition established
1	1/0	1	0	0	0	0	0	0	0	0/1	Master mode wait
1	1/0	1	0	0	1	0	0	0	0	0/1	Master mode transmit/receive end
0	0	1	0	0	0	1/0	1	1/0	1/0	0	Arbitration lost
0	0	1	0	0	0	0	0	1	0	0	SAR match by first frame in slave mode
0	0	1	0	0	0	0	0	1	1	0	General call address match
0	0	1	0	0	0	1	0	0	0	0	SARX match
0	1/0	1	0	0	0	0	0	0	0	0/1	Slave mode transmit/receive end (except after SARX match)
0	1/0	1	0	0	1	1	0	0	0	0	Slave mode
0	1	1	0	0	0	1	0	0	0	1	transmit/receive end (after SARX match)
0	1/0	0	1/0	1/0	0	0	0	0	0	0/1	Stop condition detected

**Bit 0—Start Condition/Stop Condition Prohibit (SCP):** Controls the issuing of start and stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.

Bit 0

SCP	Description	
0	Writing 0 issues a start or stop condition, in combination	n with the BBSY flag
1	Reading always returns a value of 1	(Initial value)
	Writing is ignored	

## 16.2.6 I<sup>2</sup>C Bus Status Register (ICSR)

Bit	7	6	5	4	3	2	1	0
	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W						

Note: \* Only 0 can be written, to clear the flags.

ICSR is an 8-bit readable/writable register that performs flag confirmation and acknowledge confirmation and control.

ICSR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Error Stop Condition Detection Flag (ESTP): Indicates that a stop condition has been detected during frame transfer in  $I^2C$  bus format slave mode.

#### Bit 7

ESTP	Description	
0	No error stop condition	(Initial value)
	[Clearing conditions]	
	1. When 0 is written in ESTP after reading ESTP = 1	
	2. When the IRIC flag is cleared to 0	
1	In I <sup>2</sup> C bus format slave mode	
	Error stop condition detected	
	[Setting condition]	
	When a stop condition is detected during frame transfer	
	In other modes	
	No meaning	

**Bit 6—Normal Stop Condition Detection Flag (STOP):** Indicates that a stop condition has been detected after completion of frame transfer in I<sup>2</sup>C bus format slave mode.

Bit 6

STOP	Description
0	No normal stop condition (Initial value)
	[Clearing conditions]
	1. When 0 is written in STOP after reading STOP = 1
	2. When the IRIC flag is cleared to 0
1	In I <sup>2</sup> C bus format slave mode
	Normal stop condition detected
	[Setting condition]
	When a stop condition is detected after completion of frame transfer
	In other modes
	No meaning

# Bit 5—I<sup>2</sup>C Bus Interface Continuous Transmission/Reception Interrupt Request Flag

(IRTR): Indicates that the I<sup>2</sup>C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.

IRTR flag setting is performed when the TDRE or RDRF flag is set to 1. IRTR is cleared by reading IRTR after it has been set to 1, then writing 0 in IRTR. IRTR is also cleared automatically when the IRIC flag is cleared to 0.

Bit 5		
IRTR	 Description	
0	Waiting for transfer, or transfer in progress	(Initial value)
	[Clearing conditions]	
	1. When 0 is written in IRTR after reading IRTR = 1	
	2. When the IRIC flag is cleared to 0	
1	Continuous transfer state	
	[Setting condition]	
	<ul> <li>In I<sup>2</sup>C bus interface slave mode</li> </ul>	
	When the TDRE or RDRF flag is set to 1 when AASX = 1	
	In other modes	

**Bit 4—Second Slave Address Recognition Flag (AASX):** In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.

When the TDRE or RDRF flag is set to 1

AASX is cleared by reading AASX after it has been set to 1, then writing 0 in AASX. AASX is also cleared automatically when a start condition is detected.

Bit 4

AASX	Description
0	Second slave address not recognized (Initial value
	[Clearing conditions]
	1. When 0 is written in AASX after reading AASX = 1
	2. When a start condition is detected
	3. In master mode
1	Second slave address recognized
	[Setting condition]
	When the second slave address is detected in slave receive mode while FSX = 0

**Bit 3—Arbitration Lost (AL):** This flag indicates that arbitration was lost in master mode. The I<sup>2</sup>C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I<sup>2</sup>C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

#### Bit 3

AL	Description			
0	Bus arbitration won	(Initial value)		
	[Clearing conditions]			
	1. When ICDR data is written (transmit mode) or read (receive	e mode)		
	2. When 0 is written in AL after reading AL = 1			
1	Arbitration lost			
	[Setting conditions]			
	<ol> <li>If the internal SDA and SDA pin disagree at the rise of SCL mode</li> </ol>	in master transmit		
	2. If the internal SCL line is high at the fall of SCL in master tra	ansmit mode		

**Bit 2—Slave Address Recognition Flag (AAS):** In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.

AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 2

AAS	Description			
0	Slave address or general call address not recognized	(Initial value)		
	[Clearing conditions]			
	1. When ICDR data is written (transmit mode) or read (receive mode)			
	2. When 0 is written in AAS after reading AAS = 1			
	3. In master mode			
1	Slave address or general call address recognized			
	[Setting condition]			
	When the slave address or general call address is detected in while $FS = 0$	slave receive mode		

Bit 1—General Call Address Recognition Flag (ADZ): In I<sup>2</sup>C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00).

ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 1

ADZ	Description			
0	General call address not recognized	(Initial value)		
	[Clearing conditions]			
	1. When ICDR data is written (transmit mode) or read (receive r	mode)		
	2. When 0 is written in ADZ after reading ADZ = 1			
	3. In master mode			
1	General call address recognized			
	[Setting condition]			
	When the general call address is detected in slave receive mode while $FSX = 0$ or $FS = 0$	•		

**Bit 0—Acknowledge Bit (ACKB):** Stores acknowledge data. In transmit mode, after the receiving device receives data, it returns acknowledge data, and this data is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in this bit is sent to the transmitting device.

When this bit is read, in transmission (when TRS = 1), the value loaded from the bus line (returned by the receiving device) is read. In reception (when TRS = 0), the value set by internal software is read.

When this bit is written to, the acknowledge data transmitted at the receipt is rewritten regardless of the TRS value. The data loaded from the receiving device is retained, therefore take care of using bit-manipulation instructions.

Bit 0

ACKB	Description	
0	Receive mode: 0 is output at acknowledge output timing (Initial value)	
	Transmit mode: Indicates that the receiving device has acknowledged the data (sign is 0)	al
1	Receive mode: 1 is output at acknowledge output timing	
	Transmit mode: Indicates that the receiving device has not acknowledged the data (signal is 1)	

#### 16.2.7 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	_	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls register access, the I<sup>2</sup>C interface operating mode (when the on-chip IIC option is included), and on-chip flash memory (F-ZTAT versions), and selects the TCNT input clock source. For details of functions not related to the I<sup>2</sup>C bus interface, see section 3.2.4, Serial/Timer Control Register (STCR), and the descriptions of the relevant modules. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—Reserved:** Do not write 1 to this bit.

**Bit 6 and 5—I**<sup>2</sup>C **Transfer Select 1 and 0 (IICX1 and 0):** This bit, together with bits CKS2 to CKS0 in ICMR, selects the transfer rate in master mode. For details, see section 16.2.4, I<sup>2</sup>C Bus Mode Register (ICMR).

**Bit 4—I**<sup>2</sup>C **Master Enable (IICE):** Controls CPU access to the I<sup>2</sup>C bus interface data and control registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR), PWMX data and control registers, and SCI control registers.

Bit 4

IICE	Description	
0	CPU access to I <sup>2</sup> C bus interface data and control registers is disabled	(Initial value)
	CPU access to SCI control registers is enabled	
1	CPU access to I <sup>2</sup> C bus interface data and control registers is enabled	
	CPU access to PWMX data and control registers is enabled	

Bit 3—Flash Memory Control Register Enable (FLSHE): Controls CPU access to the flash memory control registers, the power-down mode control registers, and the supporting module control registers. See section 3.2.4, Serial Timer Control Register (STCR), for details.

**Bit 2—Reserved:** Do not write 1 to this bit.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): These bits, together with bits CKS2 to CKS0 in TCR, select the clock input to the timer counters (TCNT). For details, see section 12.2.4, Timer Control Register (TCR).

# 16.2.8 DDC Switch Register (DDCSWR)

Bit	7	6	5	4	3	2	1	0
	SWE	SW	ΙE	IF	CLR3	CLR2	CLR1	CLR0
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/(W)*1	W*2	W*2	W*2	$W^{*2}$

Notes: \*1 Only 0 can be written, to clear the flag.

DDCSWR is an 8-bit readable/writable register that is used to initialize IIC and controls IIC internal latch clearance.

DDCSWR is initialized to H'0F by a reset and in hardware standby mode.

**Bits 7—DDC Mode Switch Enable (SWE):** Selects the function for automatically switching IIC channel 0 from formatless mode to the I<sup>2</sup>C bus format.

Bit 7

SWE	Description	
0	Automatic switching of IIC channel 0 from formatless mode to $\ensuremath{\text{I}}^2\text{C}$ bus format is disabled	(Initial value)
1	Automatic switching of IIC channel 0 from formatless mode to I <sup>2</sup> C bus format is enabled	

**Bits 6—DDC Mode Switch (SW):** Selects either formatless mode or the I<sup>2</sup>C bus format for IIC channel 0.

Bit 6

SW	Description	
0	IIC channel 0 is used with the I <sup>2</sup> C bus format	(Initial value)
	[Clearing conditions]	
	1. When 0 is written by software	
	2. When a falling edge is detected on the SCL pin when SWE = 1	
1	IIC channel 0 is used in formatless mode	
	[Setting condition]	
	When 1 is written in SW after reading SW = 0	

<sup>\*2</sup> Always read as 1.

**Bits 5—DDC Mode Switch Interrupt Enable Bit (IE):** Enables or disables an interrupt request to the CPU when automatic format switching is executed for IIC channel 0.

#### Bit 5

IE	Description	
0	Interrupt when automatic format switching is executed is disabled	(Initial value)
1	Interrupt when automatic format switching is executed is enabled	

**Bits 4—DDC Mode Switch Interrupt Flag (IF):** Flag that indicates an interrupt request to the CPU when automatic format switching is executed for IIC channel 0.

#### Bit 4

IF	Description	
0	No interrupt is requested when automatic format switching is executed	(Initial value)
	[Clearing condition]	
	When 0 is written in IF after reading IF = 1	
1	An interrupt is requested when automatic format switching is executed	·
	[setting condition]	
	When a falling edge is detected on the SCL pin when SWE = 1	

Bits 3 to 0—IIC Clear 3 to 0 (CLR3 to CLR0): These bits control initialization of the internal state of IIC0 and IIC1.

These bits can only be written to; if read they will always return a value of 1.

When a write operation is performed on these bits, a clear signal is generated for the internal latch circuit of the corresponding module(s), and the internal state of the IIC module(s) is initialized.

The write data for these bits is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.

When clearing is required again, all the bits must be written to in accordance with the setting.

Bit 3	Bit 2	Bit 1	Bit 0	
CLR3	CLR2	CLR1	CLR0	 Description
0	0	_	<ul><li>— Setting prohibited</li></ul>	
	1	0	0	Setting prohibited
			1	IIC0 internal latch cleared
		1	0	IIC1 internal latch cleared
			1	IIC0 and IIC1 internal latches cleared
1	<u> </u>		<del></del>	Invalid setting

### 16.2.9 Module Stop Control Register (MSTPCR)

			I	MSTF	PCRF	1						MSTI	PCRL	-		
															-	
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0
Initial value	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the MSTP4 or MSTP3 bit is set to 1, operation of the corresponding IIC channel is halted at the end of the bus cycle, and a transition is made to module stop mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

MSTPCRL Bit 4—Module Stop (MSTP4): Specifies IIC channel 0 module stop mode.

### MSTPCRL Bit 4

MSTP4	— Description	
0	IIC channel 0 module stop mode is cleared	_
1	IIC channel 0 module stop mode is set	(Initial value)

MSTPCRL Bit 3—Module Stop (MSTP3): Specifies IIC channel 1 module stop mode.

### MSTPCRL Bit 3

MSTP3	 Description	
0	IIC channel 1 module stop mode is cleared	
1	IIC channel 1 module stop mode is set	(Initial value)

# 16.3 Operation

#### 16.3.1 I<sup>2</sup>C Bus Data Format

The I<sup>2</sup>C bus interface has serial and I<sup>2</sup>C bus formats.

The I<sup>2</sup>C bus formats are addressing formats with an acknowledge bit. These are shown in figures 16.3 (a) and (b). The first frame following a start condition always consists of 8 bits.

IIC channel 0 only is capable of formatless operation, as shown in figure 16.4.

The serial format is a non-addressing format with no acknowledge bit. Although start and stop conditions must be issued, this format can be used as a synchronous serial format. This is shown in figure 16.5.

Figure 16.6 shows the I<sup>2</sup>C bus timing.

The symbols used in figures 16.3 to 16.6 are explained in table 16.4.




Figure 16.3 I<sup>2</sup>C Bus Data Formats (I<sup>2</sup>C Bus Formats)




Figure 16.4 Formatless




Figure 16.5 I<sup>2</sup>C Bus Data Format (Serial Format)




Figure 16.6 I<sup>2</sup>C Bus Timing

#### Table 16.4 I<sup>2</sup>C Bus Data Format Symbols

#### Legend

S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address, by which the master device selects a slave device
R/W	Indicates the direction of data transfer: from the slave device to the master device when $R/\overline{W}$ is 1, or from the master device to the slave device when $R/\overline{W}$ is 0
A	Acknowledge. The receiving device (the slave in master transmit mode, or the master in master receive mode) drives SDA low to acknowledge a transfer
DATA	Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or LSB-first format is selected by bit MLS in ICMR
P	Stop condition. The master device drives SDA from low to high while SCL is high

#### **16.3.2** Master Transmit Operation

In I<sup>2</sup>C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

The transmission procedure and operations by which data is sequentially transmitted in synchronization with ICDR write operations, are described below.

- (1) Set the ICE bit in ICCR to l. Set bits MLS, WAIT, and CKS2 to CKS0 in ICMR, and bit IICX in STCR, according to the operation mode.
- (2) Read the BBSY flag to confirm that the bus is free.
- (3) Set the MST and TRS bits to 1 in ICCR to select master transmit mode.
- (4) Write 1 to BBSY and 0 to SCP. This switches SDA from high to low when SCL is high, and generates the start condition.
- (5) When the start condition is generated, the IRIC and IRTR flags are set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.
- (6) Write data to ICDR (slave address +  $R/\overline{W}$ )

With the I<sup>2</sup>C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the first frame data following the start condition indicates the 7-bit slave address and transmit/receive direction.

Then clear the IRIC flag to indicate the end of transfer.

Writing to ICDR and clearing of the IRIC flag must be executed continuously, so that no interrupt is inserted.

If a period of time that is equal to transfer one byte has elapsed by the time the IRIC flag is cleared, the end of transfer cannot be identified.

- The master device sequentially sends the transmit clock and the data written to ICDR with the timing shown in figure 16.7. The selected slave device (i.e. , the slave device with the matching slave address) drives SDA low at the 9th transmit clock pulse and returns an acknowledge signal.
- (7) When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- (8) Read the ACKB bit to confirm that ACKB is 0. When the slave device has not returned an acknowledge signal and ACKB remains 1, execute the transmit end processing described in step (12) and perform transmit operation again.
- (9) Write the next data to be transmitted in ICDR. To indicate the end of data transfer, clear the IRIC flag to 0.
  - As described in step (6) above, writing to ICDR and clearing of the IRIC flag must be executed continuously so that no interrupt is inserted.
  - The next frame is transmitted in synchronization with the internal clock.
- (10) When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- (11) Read the ACKB bit of ICSR. Confirm that the slave device has returned an acknowledge signal and ACKB is 0. When more data is to be transmitted, return to step (9) to execute next transmit operation. If the slave device has not returned an acknowledge signal and ACKB is 1, execute the transmit end processing described in step (12).
- (12) Clear the IRIC flag to 0. Write BBSY and SCP of ICCR to 0. By doing so, SDA is changed from low to high while SCL is high and the transmit stop condition is generated.




Figure 16.7 Example of Master Transmit Mode Operation Timing (MLS = WAIT = 0)

## 16.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits data.

The receive procedure and operations by which data is sequentially received in synchronization with ICDR read operations, are described below.

- (1) Clear the TRS bit of ICCR to 0 and switch from transmit mode to receive mode. Set the WAIT bit to 1 and clear the ACKB bit of ICSR to 0 (acknowledge data setting).
- (2) When ICDR is read (dummy data read), reception is started and the receive clock is output, and data is received, in synchronization with the internal clock. To indicate the wait, clear the IRIC flag to 0.

Reading from ICDR and clearing of the IRIC f1ag must be executed continuously so that no interrupt is inserted.

If a period of time that is equal to transfer one byte has elapsed by the time the IRIC flag is cleared, the end of transfer cannot be identified.

- (3) The IRIC flag is set to 1 at the fall of the 8th clock of a one-frame reception clock. At this point, if the IEIC bit of ICCR is set to 1, an interrupt request is generated to the CPU. SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared. If the first frame is the final reception frame, execute the end processing as described in (10).
- (4) Clear the IRIC flag to 0 to release from the wait state.

  The master device outputs the 9th receive clock pulse, sets SDA to low, and returns an acknowledge signal.
- (5) When one frame of data has been transmitted, the IRIC and IRTR flags are set to 1 at the rise of the 9th transmit clock pulse.
  - The master device continues to output the receive clock for the next receive data.
- (6) Read the ICDR receive data.
- (7) Clear the IRIC flag to indicate the next wait.From clearing of the IRIC flag to completion of data transmission as described in steps (5), (6), and (7), must be performed within the time taken to transfer one byte, because releasing of the wait state as described in step (4) (or (9)).
- (8) The IRIC flag is set to 1 at the fall of the 8th one-frame reception clock pulse. SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared. If this frame is the final reception frame, execute the end processing as described in (10).
- (9) Clear the IRIC flag to 0 to release from the wait state. The master device outputs the 9th reception clock pulse, sets SDA to low, and returns an acknowledge signal. By repeating steps (5) to (9) above, more data can be received.
- (10) Set the ACKB bit of ICSR to 1 and set the acknowledge data for the final reception. Set the TRS bit of ICCR to 1 to change receive mode to transmit mode.
- (11) Clear the IRIC flag to release from the wait state.
- (12) When one frame of data has been received, the IRIC flag is set to 1 at the rise of the 9th reception clock pulse.
- (13) Clear the WAIT bit of ICMR to 0 to cancel wait mode. Read the ICDR receive data and clear the IRIC flag to 0.
  - Clear the IRIC flag only when WAIT = 0.
  - (If the stop-condition generation command is executed after clearing the IRIC flag to 0 and then clearing the WAIT bit to 0, the SDA line is fixed low and the stop condition cannot be generated.)
- (14) Write 0 to BBSY and SCP. This changes SDA from low to high when SCL is high, and generates the stop condition.




Figure 16.8 (a) Example of Master Receive Mode Operation Timing (MLS = ACKB = 0, WAIT = 1)




Figure 16.8 (b) Example of Master Receive Mode Operation Timing (MLS = ACKB = 0, WAIT = 1)

### 16.3.4 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The reception procedure and operations in slave receive mode are described below.

- [1] Set the ICE bit in ICCR to 1. Set the MLS bit in ICMR and the MST and TRS bits in ICCR according to the operating mode.
- [2] When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1.
- [3] When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit  $(R/\overline{W})$  is 0, the TRS bit in ICCR remains cleared to 0, and slave receive operation is performed.
- [4] At the 9th clock pulse of the receive frame, the slave device drives SDA low and returns an acknowledge signal. At the same time, the IRIC flag in ICCR is set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. If the RDRF internal flag has been cleared to 0, it is set to 1, and the receive operation continues. If the RDRF internal flag has been set to 1, the slave device drives SCL low from the fall of the receive clock until data is read into ICDR.
- [5] Read ICDR and clear the IRIC flag in ICCR to 0. The RDRF flag is cleared to 0.

Receive operations can be performed continuously by repeating steps [4] and [5]. When SDA is changed from low to high when SCL is high, and the stop condition is detected, the BBSY flag in ICCR is cleared to 0.




Figure 16.9 Example of Slave Receive Mode Operation Timing (1) (MLS = ACKB = 0)




Figure 16.10 Example of Slave Receive Mode Operation Timing (2) (MLS = ACKB = 0)

## 16.3.5 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. The transmission procedure and operations in slave transmit mode are described below.

- [1] Set the ICE bit in ICCR to 1. Set the MLS bit in ICMR and the MST and TRS bits in ICCR according to the operating mode.
- [2] When the slave address matches in the first frame following detection of the start condition, the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. At the same time, the IRIC flag in ICCR is set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. If the 8th data bit (R/W) is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave transmit mode automatically. The TDRE internal flag is set to 1. The slave device drives SCL low from the fall of the transmit clock until ICDR data is written.
- [3] After clearing the IRIC flag to 0, write data to ICDR. The TDRE internal flag is cleared to 0. The written data is transferred to ICDRS, and the TDRE internal flag and the IRIC and IRTR

- flags are set to 1 again. After clearing the IRIC flag to 0, write the next data to ICDR. The slave device sequentially sends the data written into ICDR in accordance with the clock output by the master device at the timing shown in figure 16.11.
- [4] When one frame of data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit clock pulse. If the TDRE internal flag has been set to 1, this slave device drives SCL low from the fall of the transmit clock until data is written to ICDR. The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal. As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to determine whether the transfer operation was performed normally. When the TDRE internal flag is 0, the data written into ICDR is transferred to ICDRS, transmission is started, and the TDRE internal flag and the IRIC and IRTR flags are set to 1 again.
- [5] To continue transmission, clear the IRIC flag to 0, then write the next data to be transmitted into ICDR. The TDRE internal flag is cleared to 0.

Transmit operations can be performed continuously by repeating steps [4] and [5]. To end transmission, write H'FF to ICDR to release SDA on the slave side. When SDA is changed from low to high when SCL is high, and the stop condition is detected, the BBSY flag in ICCR is cleared to 0.




Figure 16.11 Example of Slave Transmit Mode Operation Timing (MLS = 0)

## 16.3.6 IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the TDRE or RDRF internal flag is set to 1, SCL is automatically held low after one frame has been transferred; this timing is synchronized with the internal clock. Figure 16.12 shows the IRIC set timing and SCL control.




Figure 16.12 IRIC Setting Timing and SCL Control

#### 16.3.7 Automatic Switching from Formatless Mode to I<sup>2</sup>C Bus Format

Setting the SW bit to 1 in DDCSWR enables formatless mode to be selected as the IIC0 operating mode. Switching from formatless mode to the  $I^2C$  bus format (slave mode) is performed automatically when a falling edge is detected on the SCL pin.

The following four preconditions are necessary for this operation:

- A common data pin (SDA) for formatless and I<sup>2</sup>C bus format operation
- Separate clock pins for formatless operation (VSYNCI) and I<sup>2</sup>C bus format operation (SCL)
- A fixed 1 level for the SCL pin during formatless operation (the SCL pin does not output a low level)
- Settings of bits other than TRS in ICCR that allow I<sup>2</sup>C bus format operation

Automatic switching is performed from formatless mode to the I<sup>2</sup>C bus format when the SW bit in DDCSWR is automatically cleared to 0 on detection of a falling edge on the SCL pin. Switching from the I<sup>2</sup>C bus format to formatless mode is achieved by having software set the SW bit in DDCSWR to 1.

In formatless mode, bits (such as MSL and TRS) that control the I<sup>2</sup>C bus interface operating mode must not be modified. When switching from the I<sup>2</sup>C bus format to formatless mode, set the TRS bit to 1 or clear it to 0 according to the transmit data (transmission or reception) in formatless mode, then set the SW bit to 1. After automatic switching from formatless mode to the I<sup>2</sup>C bus format (slave mode), in order to wait for slave address reception, the TRS bit is automatically cleared to 0.

If a falling edge is detected on the SCL pin during formatless operation, the I<sup>2</sup>C bus interface operating mode is switched to the I<sup>2</sup>C bus format without waiting for a stop condition to be detected.

## 16.3.8 Operation Using the DTC

The  $I^2C$  bus format provides for selection of the slave device and transfer direction by means of the slave address and the  $R/\overline{W}$  bit, confirmation of reception with the acknowledge bit, indication of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out in conjunction with CPU processing by means of interrupts.

Table 16.5 shows some examples of processing using the DTC. These examples assume that the number of transfer data bytes is known in slave mode.

Table 16.5 Examples of Operation Using the DTC

Item	Master Transmit Mode	Master Receive Mode	Slave Transmit Mode	Slave Receive Mode
Slave address + R/W bit transmission/ reception	Transmission by DTC (ICDR write)	Transmission by CPU (ICDR write)	Reception by CPU (ICDR read)	Reception by CPU (ICDR read)
Dummy data read	_	Processing by CPU (ICDR read)	_	_
Actual data transmission/ reception	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)
Dummy data (H'FF) write	_	_	Processing by DTC (ICDR write)	_
Last frame processing	Not necessary	Reception by CPU (ICDR read)	Not necessary	Reception by CPU (ICDR read)
Transfer request processing after last frame processing	1st time: Clearing by CPU 2nd time: End condition issuance by CPU	Not necessary	Automatic clearing on detection of end condition during transmission of dummy data (H'FF)	
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1 (+1 equivalent to slave address + R/W bits)	Reception: Actual data count	Transmission: Actual data count + 1 (+1 equivalent to dummy data (H'FF))	Reception: Actual data count

#### 16.3.9 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 16.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 16.13 Block Diagram of Noise Canceler

## 16.3.10 Sample Flowcharts

Figures 16.14 to 16.17 show sample flowcharts for using the I<sup>2</sup>C bus interface in each mode.




Figure 16.14 Flowchart for Master Transmit Mode (Example)




Figure 16.15 Flowchart for Master Receive Mode (Example)




Figure 16.16 Flowchart for Slave Receive Mode (Example)




Figure 16.17 Flowchart for Slave Transmit Mode (Example)

#### 16.3.11 Initialization of Internal State

The IIC has a function for forcible initialization of its internal state if a deadlock occurs during communication.

Initialization is executed by (1) setting bits CLR3 to CLR0 in the DDCSWR register or (2) clearing the ICE bit. For details of settings for bits CLR3 to CLR0, see section 16.2.8, DDC Switch Register (DDCSWR).

**Scope of Initialization:** The initialization executed by this function covers the following items:

- TDRE and RDRF internal flags
- Transmit/receive sequencer and internal operating clock counter

• Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data output, etc.)

The following items are not initialized:

- Actual register values (ICDR, SAR, SARX, ICMR, ICCR, ICSR, DDCSWR, STCR)
- Internal latches used to retain register read information for setting/clearing flags in the ICMR, ICCR, ICSR, and DDCSWR registers
- The value of the ICMR register bit counter (BC2 to BC0)
- Generated interrupt sources (interrupt sources transferred to the interrupt controller)

#### **Notes on Initialization:**

- Interrupt flags and interrupt sources are not cleared, and so flag clearing measures must be taken as necessary.
- Basically, other register flags are not cleared either, and so flag clearing measures must be taken as necessary.
- When initialization is performed by means of the DDCSWR register, the write data for bits CLR3 to CLR0 is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR. Similarly, when clearing is required again, all the bits must be written to simultaneously in accordance with the setting.
- If a flag clearing setting is made during transmission/reception, the IIC module will stop
  transmitting/receiving at that point and the SCL and SDA pins will be released. When
  transmission/reception is started again, register initialization, etc., must be carried out as
  necessary to enable correct communication as a system.

The value of the BBSY bit cannot be modified directly by this module clear function, but since the stop condition pin waveform is generated according to the state and release timing of the SCL and SDA pins, the BBSY bit may be cleared as a result. Similarly, state switching of other bits and flags may also have an effect.

To prevent problems caused by these factors, the following procedure should be used when initializing the IIC state.

- 1. Execute initialization of the internal state by setting of bit CLR3 to CLR0 or by clearing ICE bit.
- 2. Execute a stop condition issuance instruction (write 0 to BBSY and SCP) to clear the BBSY bit to 0, and wait for two transfer rate clock cycles.
- 3. Re-execute initialization of the internal state by setting of bit CLR3 to CLR0 or by clearing ICE bit.
- 4. Initialize (re-set) the IIC registers.

# 16.4 Usage Notes

- In master mode, if an instruction to generate a start condition is immediately followed by an instruction to generate a stop condition, neither condition will be output correctly. To output consecutive start and stop conditions, after issuing the instruction that generates the start condition, read the relevant ports, check that SCL and SDA are both low, then issue the instruction that generates the stop condition. Note that SCL may not yet have gone low when BBSY is cleared to 0.
- Either of the following two conditions will start the next transfer. Pay attention to these conditions when reading or writing to ICDR.
  - Write access to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
  - Read access to ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)
- Table 16.6 shows the timing of SCL and SDA output in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Table 16.6 I<sup>2</sup>C Bus Timing (SCL and SDA Output)

Item	Symbol	<b>Output Timing</b>	Unit	Notes
SCL output cycle time	t <sub>SCLO</sub>	$28t_{cyc}$ to $256t_{cyc}$	ns	Figure 22.24
SCL output high pulse width	t <sub>SCLHO</sub>	0.5t <sub>SCLO</sub>	ns	(reference)
SCL output low pulse width	t <sub>SCLLO</sub>	0.5t <sub>SCLO</sub>	ns	-
SDA output bus free time	t <sub>BUFO</sub>	$0.5t_{SCLO} - 1t_{cyc}$	ns	
Start condition output hold time	t <sub>STAHO</sub>	$0.5t_{\scriptscriptstyle SCLO}-1t_{\scriptscriptstyle cyc}$	ns	_
Retransmission start condition output setup time	t <sub>STASO</sub>	1t <sub>sclo</sub>	ns	_
Stop condition output setup time	t <sub>stoso</sub>	0.5t <sub>SCLO</sub> + 2t <sub>cyc</sub>	ns	-
Data output setup time (master)	t <sub>SDASO</sub>	$1t_{\text{SCLLO}} - 3t_{\text{cyc}}$	ns	
Data output setup time (slave)		1t <sub>SCLL</sub> - (6t <sub>cyc</sub> or 12t <sub>cy</sub>	/c*)	
Data output hold time	t <sub>SDAHO</sub>	3t <sub>cyc</sub>	ns	-

Note: \*6t<sub>cvc</sub> when IICX is 0, 12t<sub>cvc</sub> when 1.

SCL and SDA input is sampled in synchronization with the internal clock. The AC timing
therefore depends on the system clock cycle t<sub>cyc</sub>, as shown in I<sup>2</sup>C Bus Timing in section 22,
Electrical Characteristics. Note that the I<sup>2</sup>C bus interface AC timing specifications will not be
met with a system clock frequency of less than 5 MHz.

• The I²C bus interface specification for the SCL rise time t<sub>sr</sub> is under 1000 ns (300 ns for high-speed mode). In master mode, the I²C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If t<sub>sr</sub> (the time for SCL to go from low to V<sub>IH</sub>) exceeds the time determined by the input clock of the I²C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in the table below.

Table 16.7 Permissible SCL Rise Time  $(t_{Sr})$  Values

				Time in	dication			
IICX	t <sub>cyc</sub> Indication	1	I <sup>2</sup> C Bus Specification (Max.)	ø = 5 MHz	ø = 8 MHz	ø = 10 MHz	ø = 16 MHz	ø = 20 MHz
0	7.5t <sub>cyc</sub>	Standard mode	1000 ns	1000 ns	937 ns	750 ns	468 ns	375 ns
		High-speed mode	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns
1	17.5t <sub>cyc</sub>	Standard mode	1000 ns	1000 ns	1000 ns	1000 ns	1000 ns	875 ns
		High-speed mode	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns

• The I<sup>2</sup>C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I<sup>2</sup>C bus interface SCL and SDA output timing is prescribed by t<sub>cyc</sub>, as shown in table 16.6. However, because of the rise and fall times, the I<sup>2</sup>C bus interface specifications may not be satisfied at the maximum transfer rate. Table 16.8 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

 $t_{BUFO}$  fails to meet the  $I^2C$  bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1  $\mu$ s) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the  $I^2C$  bus.

 $t_{SCLLO}$  in high-speed mode and  $t_{STASO}$  in standard mode fail to satisfy the  $I^2C$  bus interface specifications for worst-case calculations of  $t_{Sr}/t_{Sf}$ . Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the  $I^2C$  bus.

Table 16.8  $I^2C$  Bus Timing (with Maximum Influence of  $t_{Sr}/t_{Sf}$ )

Time Indication (at Maximum Transfer Rate) [ns]

Item	t <sub>cyc</sub> Indicatior	1	t <sub>sr</sub> /t <sub>sf</sub> Influence (Max.)	I <sup>2</sup> C Bus Specifi- cation (Min.)	ø = 5 MHz	ø = 8 MHz	ø = 10 MHz	ø = 16 MHz	ø = 20 MHz
t <sub>SCLHO</sub>	$0.5t_{SCLO}$ $(-t_{Sr})$	Standard mode	-1000	4000	4000	4000	4000	4000	4000
		High-speed mode	-300	600	950	950	950	950	950
t <sub>SCLLO</sub>	0.5t <sub>SCLO</sub> (-t <sub>Sf</sub> )	Standard mode	-250	4700	4750	4750	4750	4750	4750
		High-speed mode	-250	1300	1000*1	1000*1	1000*1	1000*1	1000*1
t <sub>BUFO</sub>	0.5t <sub>SCLO</sub> - 1t <sub>cyc</sub>	Standard mode	-1000	4700	3800*1	3875*1	3900*1	3938*1	3950*1
	( -t <sub>Sr</sub> )	High-speed mode	-300	1300	750*1	825*1	850*1	888*1	900*1
	0.5t <sub>SCLO</sub> - 1t <sub>cyc</sub>	Standard mode	-250	4000	4550	4625	4650	4688	4700
	(-t <sub>Sf</sub> )	High-speed mode	-250	600	800	875	900	938	950
t <sub>STASO</sub>	1t <sub>SCLO</sub> (-t <sub>Sr</sub> )	Standard mode	-1000	4700	9000	9000	9000	9000	9000
		High-speed mode	-300	600	2200	2200	2200	2200	2200
t <sub>STOSO</sub>	0.5t <sub>SCLO</sub> + 2t <sub>cyc</sub>	Standard mode	-1000	4000	4400	4250	4200	4125	4100
	(-t <sub>Sr</sub> )	High-speed mode	-300	600	1350	1200	1150	1075	1050
t <sub>SDASO</sub> (master)	1t <sub>SCLLO</sub> *3 – 3t <sub>cyc</sub>	Standard mode	-1000	250	3100	3325	3400	3513	3550
	(-t <sub>Sr</sub> )	High-speed mode	-300	100	400	625	700	813	850
t <sub>SDASO</sub> (slave)	1t <sub>SCLL</sub> *3 - 12t <sub>cyc</sub> *2	Standard mode	-1000	250	1300	2200	2500	2950	3100
	(-t <sub>Sr</sub> )	High-speed mode	-300	100	-1400* <sup>1</sup>	-500* <sup>1</sup>	-200* <sup>1</sup>	250	400

#### Time Indication (at Maximum Transfer Rate) [ns]

Item	t <sub>cyc</sub> Indicatio	1	t <sub>sr</sub> /t <sub>sr</sub> Influence (Max.)	I <sup>2</sup> C Bus Specifi- cation (Min.)	ø = 5 MHz	ø = 8 MHz	ø = 10 MHz	ø = 16 MHz	ø = 20 MHz
t <sub>SDAHO</sub>	3t <sub>cyc</sub>	Standard mode	0	0	600	375	300	188	150
		High-speed mode	0	0	600	375	300	188	150

- Notes: \*1 Does not meet the I²C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing.
  - The values in the above table will vary depending on the settings of the IICX bit and bits CKS0 to CKS2. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore whether or not the I<sup>2</sup>C bus interface specifications are met must be determined in accordance with the actual setting conditions.
  - \*2 Value when the IICX bit is set to 1. When the IICX bit is cleared to 0, the value is  $(t_{SCLL} 6t_{cvc})$ .
  - \*3 Calculated using the I<sup>2</sup>C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).

#### Note on ICDR Read at End of Master Reception

To halt reception at the end of a receive operation in master receive mode, set the TRS bit to 1 and write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition. After this, receive data can be read by means of an ICDR read, but if data remains in the buffer the ICDRS receive data will not be transferred to ICDR, and so it will not be possible to read the second byte of data.

If it is necessary to read the second byte of data, issue the stop condition in master receive mode (i.e. with the TRS bit cleared to 0). When reading the receive data, first confirm that the BBSY bit in the ICCR register is cleared to 0, the stop condition has been generated, and the bus has been released, then read the ICDR register with TRS cleared to 0.

Note that if the receive data (ICDR data) is read in the interval between execution of the instruction for issuance of the stop condition (writing of 0 to BBSY and SCP in ICCR) and the actual generation of the stop condition, the clock may not be output correctly in subsequent master transmission.

Clearing of the MST bit after completion of master transmission/reception, or other modifications of IIC control bits to change the transmit/receive operating mode or settings, must be carried out during interval (a) in figure 16.18 (after confirming that the BBSY bit has been cleared to 0 in the ICCR register).




Figure 16.18 Points for Attention Concerning Reading of Master Receive Data

Figure 16-19 shows the timing of start condition issuance for retransmission, and the timing for subsequently writing data to ICDR, together with the corresponding flowchart. After start condition issuance is done and determined the start condition, write the transmit data to ICDR,

Notes on Start Condition Issuance for Retransmission

as shown below.




Figure 16.19 Flowchart and Timing of Start Condition Instruction Issuance for Retransmission

Notes on I<sup>2</sup>C Bus Interface Stop Condition Instruction Issuance

If the rise time of the 9th SCL clock exceeds the specification because the bus load capacitance is large, or if there is a slave device of the type that drives SCL low to effect a wait, after rising of the 9th SCL clock, issue the stop condition instruction after reading SCL and determining it to be low, as shown below.




Figure 16.20 Timing of Stop Condition Issuance

# Section 22 Electrical Characteristics

# 22.1 Voltage of Power Supply and Operating Range

The power supply voltage and operating range (shaded part) for each product are shown in table 22.1.

Table 22.1 Power Supply Voltage and Operating Range (1)

(F-ZTAT Products)




Table 22.1 Power Supply Voltage and Operating Range (2) (Mask ROM Products)

Product/ Power supply	5 V version	4 V version	3 V version
HD6432128S HD6432128SW HD6432127S HD6432127SW	Vcc 5.5 V 4.5 V 2 MHz 20 MHz	Vcc 5.5 V - 4.0 V - 2 MHz 16 MHz fop	3.6 V 2.7 V 2 MHz 10 MHz fop
VCC1 pin	$V_{CC} = 5.0 \text{ V} \pm 10\%$	V <sub>CC</sub> = 4.0 V to 5.5 V	$V_{\rm CC}$ = 2.7 V to 3.6 V (When using CIN input, $V_{\rm CC}$ = 3.0 V to 3.6 V)
VCL pin (VCC2)	V <sub>CL</sub> = C connection	V <sub>CL</sub> = C connection	V <sub>CL</sub> = V <sub>CC</sub> connection
AVCC pin	$AV_{CC} = 5.0 \text{ V} \pm 10\%$	AV <sub>cc</sub> = 4.0 V to 5.5 V	$\label{eq:avg_constraint} \begin{split} \text{AV}_{\text{CC}} &= 2.7 \text{ V to } 3.6 \text{ V} \\ \text{(When using CIN input, AV}_{\text{CC}} &= \\ 3.0 \text{ V to } 3.6 \text{ V)} \end{split}$

Table 22.1 Power Supply Voltage and Operating Range (3)

(Mask ROM Products)

Product/ Power supply	5 V version	4 V version	3 V version
HD6432127R HD6432127RW HD6432126R HD6432126RW HD6432122 HD6432120	V <sub>CC</sub> 5.5 V 4.5 V 2 MHz 20 MHz	Vcc 5.5 V - 4.0 V - 2 MHz 16 MHz fop	2.7 V 2 MHz 10 MHz fop
VCC1 pin VCC2 pin	$V_{CC} = 5.0 \text{ V} \pm 10\%$	V <sub>CC</sub> = 4.0 V to 5.5 V	V <sub>CC</sub> = 2.7 V to 5.5 V
AVCC pin	AV <sub>CC</sub> = 5.0 V ± 10%	AV <sub>CC</sub> = 4.0 V to 5.5 V	AV <sub>CC</sub> = 2.7 V to 5.5 V

# 22.2 Electrical Characteristics [H8S/2128 Series, H8S/2128 F-ZTAT]

## 22.2.1 Absolute Maximum Ratings

Table 22.2 lists the absolute maximum ratings.

**Table 22.2 Absolute Maximum Ratings** 

Item	Symbol	Value	Unit
Power supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input voltage (except ports 6, and 7)	V <sub>in</sub>	$-0.3$ to $V_{cc}$ +0.3	V
Input voltage (CIN input not selected for port 6)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input selected for port 6)	V <sub>in</sub>	Lower voltage of –0.3 to $V_{\rm CC}$ +0.3 and $AV_{\rm CC}$ +0.3	V
Input voltage (port 7)	$V_{in}$	-0.3 to AV <sub>CC</sub> + 0.3	V
Analog power supply voltage	$AV_CC$	-0.3 to +7.0	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Operating temperature	T <sub>opr</sub>	Regular specifications: 0 to +75	°C
(Flash memory programming/ erasing)		Wide-range specifications: 0 to +85	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

### 22.2.2 DC Characteristics

Table 22.3 lists the DC characteristics. Table 22.4 lists the permissible output currents.

## Table 22.3 DC Characteristics (1)

Conditions: 
$$V_{CC} = 5.0 \text{ V} \pm 10\%$$
,  $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}^{*8}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}^{*8}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	1.0	_	_	V	
	IRQ2 to IRQ0*3		V <sub>T</sub> <sup>+</sup>	_	_	$V_{\rm CC} \times 0.7$	V	_
voltage			$V_T^+ - V_T^-$	0.4	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{cc} - 0.7$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	_		$V_{CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7			2.0	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above		_	2.0	_	V <sub>CC</sub> +0.3	V	
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3		0.8	V	_
Output high voltage	All output pins (except P47, and P52*4)	I	V <sub>OH</sub>	V <sub>cc</sub> – 0.5	_	_	V	I <sub>OH</sub> = -200 μA
				3.5	_	_	V	$I_{OH} = -1 \text{ mA}$
	P47, P52*4		_	2.5	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	I <sub>OL</sub> = 10 mA
Input leakage current	RES		I <sub>in</sub>	_	_	10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
	STBY, NMI, MD1 MD0	,	_	_	_	1.0	μA	_
	Port 7			_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		−I <sub>P</sub>	50		300	μA	$V_{in} = 0 V$
Input capacitance	RES	(4)	C <sub>in</sub>	_	_	80	pF	$V_{in} = 0 V$ f = 1 MHz
	NMI	-		_	_	50	pF	$T_a = 25$ °C
	P52, P47, P24, P23			_	_	20	pF	_
	Input pins except (4) above			_	_	15	pF	_
Current	Normal operation		I <sub>cc</sub>		70	90	mA	f = 20 MHz
dissipation*6	Sleep mode			_	55	75	mA	f = 20 MHz
	Standby mode*7				0.01	5.0	μA	T <sub>a</sub> ≤ 50°C
				_	_	20.0	μΑ	50°C < T <sub>a</sub>
Analog power supply current	During A/D conversion	$AI_{cc}$	_	1.5	3.0	mA		
	Idle			_	0.01	5.0	μΑ	AV <sub>cc</sub> = 2.0 V to 5.5 V
Analog power	er supply voltage*1		AV <sub>cc</sub>	4.5		5.5	V	Operating
				2.0	_	5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0			V	

Notes: \*1 Do not leave the  $AV_{CC}$ , and  $AV_{SS}$  pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 In the H8S/2128 Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs. An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

In the H8S/2128 Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.

- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 4.5 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} \times 0.9$ , and  $V_{IL} \text{ max} = 0.3 \text{ V}$ .
- \*8 For flash memory program/erase operations, the applicable range is  $T_a = 0$  to +75°C (regular specifications) or  $T_a = 0$  to +85°C (wide-range specifications).

## Table 22.3 DC Characteristics (2)

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5  $V^{*8}$ ,  $AV_{CC}^{*1} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20$  to  $+75^{\circ}C^{*8}$  (regular specifications),  $T_a = -40$  to  $+85^{\circ}C^{*8}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	1.0	_	_	V	V <sub>CC</sub> =
	ĪRQ2 to ĪRQ0*3		V <sub>T</sub> <sup>+</sup>		_	$V_{cc} \times 0.7$	V	4.5 V to 5.5 V 
voltage			$V_T^+ - V_T^-$	0.4	_	_	V	
			V <sub>T</sub>	0.8	_	_	V	V <sub>CC</sub> < 4.5 V
			V <sub>T</sub> <sup>+</sup>		_	$V_{cc} \times 0.7$	V	_
			$V_T^+ - V_T^-$	0.3	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{cc} - 0.7$	_	V <sub>cc</sub> +0.3	V	
	EXTAL			$V_{CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	-		2.0	_	AV <sub>cc</sub> +0.3	S V	_
	Input pins except (1) and (2) above		_	2.0	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3		0.8	V	
Output high	All output pins		V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_	_	V	$I_{OH} = -200  \mu A$
voltage	(except P47, and P52*4)			3.5	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} =$ 4.5 V to 5.5 V
				3.0	_		V	$I_{OH} = -1 \text{ mA},$ $V_{CC} < 4.5 \text{ V}$
	P47, P52*4		_	2.0	_		V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins		$V_{OL}$	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	I <sub>OL</sub> = 10 mA
Input leakage current	RES		I <sub>in</sub>	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$
	STBY, NMI, MD1 MD0	,	_	_	_	1.0	μA	<sup>−</sup> V <sub>cc</sub> − 0.5 V
	Port 7			_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS	Ports 1 to 3		-I <sub>P</sub>	50		300	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} = 4.5 \text{ V to}$ 5.5 V
current				30	_	200	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} < 4.5 \text{ V}$
Input capacitance	RES	(4)	C <sub>in</sub>	_		80	pF	$V_{in} = 0 V,$ f = 1 MHz,
	NMI	-		_		50	pF	$T_a = 25$ °C
	P52, P47, P24, P23			_	·	20	pF	_
	Input pins except (4) above		_	_	·	15	pF	_
Current	Normal operation	<u> </u>	I <sub>cc</sub>	_	55	75	mA	f = 16 MHz
dissipation*6	Sleep mode		_	_	42	62	mA	f = 16 MHz
	Standby mode*7			_	0.01	5.0	μΑ	$T_a \le 50^{\circ}C$
				_		20.0	μΑ	50°C < T <sub>a</sub>
Analog power supply current	During A/D conversion		$AI_{CC}$	_	1.5	3.0	mA	
	Idle		_	_	0.01	5.0	μΑ	AV <sub>cc</sub> = 2.0 V to 5.5 V
Analog power	er supply voltage*	1	$AV_{cc}$	4.0	_	5.5	V	Operating
				2.0		5.5	V	Idle/not used
RAM standby voltage		$V_{RAM}$	2.0			V		

Notes: \*1 Do not leave the AV<sub>cc</sub>, and AV<sub>ss</sub> pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to AV<sub>cc</sub> by connection to the power supply (V<sub>cc</sub>), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 In the H8S/2128 Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs. An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).
  - In the H8S/2128 Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.
- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.

- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 4.0 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} \times 0.9$ , and  $V_{IL} \text{ max} = 0.3 \text{ V}$ .
- \*8 For flash memory program/erase operations, the applicable ranges are  $V_{cc}$  = 4.5 V to 5.5 V and  $T_a$  = 0 to +75°C (regular specifications) or  $T_a$  = 0 to +85°C (wide-range specifications).

# Table 22.3 DC Characteristics (3)

Conditions (Mask ROM version):  $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $AV_{CC}^{*1} = 2.7 \text{ V}$  to 5.5 V,

 $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

(Flash memory version):  $V_{CC} = 3.0 \text{ V}$  to 5.5 V,  $AV_{CC}^{*1} = 3.0 \text{ V}$  to 5.5 V,

 $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}^{*8}$ 

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	$V_{\rm CC} \times 0.2$	_	_	V	
	IRQ2 to IRQ0*3		V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$	V	_
voltage			$V_T^+ - V_T^-$	$V_{cc} \times 0.05$	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{\rm CC} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	-		$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	-		$V_{\rm CC} \times 0.7$	_	AV <sub>cc</sub> +0.3	3 V	_
	Input pins except (1) and (2) above		_	$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3		$V_{cc} \times 0.1$	V	
	NMI, EXTAL, input pins except		_	-0.3	_	$V_{cc} \times 0.2$	V	V <sub>CC</sub> < 4.0 V
	(1) and (3) above					0.8	V	V <sub>cc</sub> = 4.0 V to 5.5 V
	All output pins	•	V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_	_	V	$I_{OH} = -200  \mu A$
voltage	(except P47, and P52*4)			V <sub>CC</sub> - 1.0	_	_	V	$I_{OH} = -1 \text{ mA}$ ( $V_{CC} < 4.0 \text{ V}$ )
	P47, P52*4		_	1.0	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_		1.0	V	$I_{OL} = 5 \text{ mA}$ $(V_{CC} < 4.0 \text{ V}),$ $I_{OL} = 10 \text{ mA}$ $(4.0 \text{ V} \le V_{CC} \le 5.5 \text{ V})$
Input	RES		I <sub>in</sub>		_	10.0	μΑ	V <sub>in</sub> = 0.5 to
leakage current	STBY, NMI, MD1, MD0		_	_	_	1.0	μA	<sup>−</sup> V <sub>cc</sub> − 0.5 V
	Port 7		_	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_		1.0	μΑ	$V_{in} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		−I <sub>P</sub>	10	<del></del>	150	μА	$V_{in} = 0 \text{ V},$ $V_{CC} = 2.7 \text{ V to}$ 3.6 V
Input capacitance	RES	(4)	C <sub>in</sub>	_	_	80	pF	V <sub>in</sub> = 0 V, f = 1 MHz,
	NMI	-		_	_	50	pF	Ta = 25°C
	P52, P47, P24, P23			_		20	pF	_
	Input pins except (4) above			_	_	15	pF	_
Current	Normal operation	l	I <sub>cc</sub>	_	40	52	mA	f = 10 MHz
dissipation*6	Sleep mode		_	_	30	42	mA	f = 10 MHz
	Standby mode*7				0.01	5.0	μA	T <sub>a</sub> ≤ 50°C
				_		20.0	μΑ	50°C < T <sub>a</sub>
Analog power	During A/D conversion		$AI_{CC}$	_	1.5	3.0	mA	
supply current	Idle		_	_	0.01	5.0	μA	AV <sub>cc</sub> = 2.0 V to 5.5 V
Analog power	Analog power supply voltage*1		AV <sub>CC</sub>	2.7		5.5	V	Operating
				2.0		5.5	V	Idle/not used
RAM standb	RAM standby voltage		$V_{RAM}$	2.0			V	

Notes: \*1 Do not leave the  $AV_{CC}$ , and  $AV_{SS}$  pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 In the H8S/2128 Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs. An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

In the H8S/2128 Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.

- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 2.7 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} \times 0.9$ , and  $V_{IL} \text{ max} = 0.3 \text{ V}$ .
- \*8 For flash memory program/erase operations, the applicable range is  $V_{cc}$  = 3.0 V to 3.6 V and  $T_a$  = 0 to +75°C.

## **Table 22.4 Permissible Output Currents**

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $Ta = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0	I <sub>OL</sub>	_	_	20	mA
	Ports 1, 2, 3	_	_	_	10	mA
	Other output pins	_	_	_	2	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_		80	mA
low current (total)	Total of all output pins, including the above		_	_	120	mA
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.4.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.1 and 22.2.

**Table 22.4 Permissible Output Currents (cont)** 

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	I <sub>OL</sub>	_	_	10	mA	
	Ports 1, 2, 3	_	_	_	2	mA
	Other output pins	_	_	_	1	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_		40	mA
low current (total)	Total of all output pins, including the above		_	_	60	mA
Permissible output high current (per pin)	All output pins	-I <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.4.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.1 and 22.2.

# **Table 22.5 Bus Drive Characteristics**

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ 

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	$V_T^-$	$V_{cc} \times 0.3$	_	_	V	$V_{cc}$ = 2.7 V to 5.5 V
	V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$		$V_{\rm CC}$ = 2.7 V to 5.5 V
	$V_T^+ - V_T^-$	$V_{\text{CC}} \times 0.05$				$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input high voltage	$V_{\text{IH}}$	$\rm V_{\rm CC} \times 0.7$	_	$V_{cc}$ + 0.5	V	$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$
Input low voltage	$V_{IL}$	-0.5		$V_{\text{cc}} \times 0.3$	_	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Output low voltage	V <sub>OL</sub>	_	_	0.8	V	$I_{OL} = 16 \text{ mA},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$
		_		0.5		$I_{OL} = 8 \text{ mA}$
		_	_	0.4	_	$I_{OL} = 3 \text{ mA}$
Input capacitance	C <sub>in</sub>		_	20	pF	$V_{in} = 0 \text{ V, } f = 1 \text{ MHz,}$ $T_a = 25^{\circ}\text{C}$
Three-state leakage current (off state)	I <sub>TSI</sub>		_	1.0	μΑ	$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
SCL, SDA output fall time	t <sub>Of</sub>	20 + 0.1Cb		250	ns	$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$




Figure 22.1 Darlington Pair Drive Circuit (Example)




Figure 22.2 LED Drive Circuit (Example)

## 22.2.3 AC Characteristics

Figure 22.3 shows the test conditions for the AC characteristics.




Figure 22.3 Output Load Circuit

## (1) Clock Timing

Table 22.6 shows the clock timing. The clock timing specified here covers clock (ø) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 20, Clock Pulse Generator.

## Table 22.6 Clock Timing

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition C:  $V_{CC}=2.7$  V to 5.5 V\*,  $V_{SS}=0$  V,  $\emptyset=2$  MHz to maximum operating frequency,  $T_a=-20$  to  $+75^{\circ}C$ 

		Condition A		Cond	dition B	Condition C			
		20	20 MHz		MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	50	500	62.5	500	100	500	ns	Figure 22.4
Clock high pulse width	t <sub>CH</sub>	17	_	20	_	30	_	ns	Figure 22.4
Clock low pulse width	t <sub>CL</sub>	17	_	20	_	30	_	ns	_
Clock rise time	t <sub>Cr</sub>	_	8	_	10	_	20	ns	_
Clock fall time	t <sub>Cf</sub>	_	8	_	10	_	20	ns	_
Oscillation settling time at reset (crystal)	t <sub>osc1</sub>	10		10		20		ms	Figure 22.5 Figure 22.6
Oscillation settling time in software standby (crystal)	t <sub>osc2</sub>	8		8	_	8		ms	_
External clock output stabilization delay time	t <sub>DEXT</sub>	500	_	500	_	500	_	μs	_

Note: \* For the low-voltage F-ZTAT version,  $V_{cc} = 3.0 \text{ V}$  to 5.5 V.




Figure 22.4 System Clock Timing




Figure 22.5 Oscillation Settling Timing




Figure 22.6 Oscillation Setting Timing (Exiting Software Standby Mode)

### (2) Control Signal Timing

Table 22.7 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768 \text{ kHz}$ ) are NMI and IRQ0, 1, and IRQ2.

## **Table 22.7 Control Signal Timing**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ MHz to maximum operating frequency}, T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$ 

Condition C:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V*}, V_{SS} = 0 \text{ V}, \phi = 32.768 \text{ kHz}, 2 \text{ MHz to maximum operating}$  frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Condition A		Conc	lition B	Condition C			
		20	20 MHz		MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	_	200	_	300	_	ns	Figure 22.7
RES pulse width	t <sub>RESW</sub>	20	_	20	_	20	_	t <sub>cyc</sub>	
NMI setup time (NMI)	t <sub>NMIS</sub>	150	_	150	_	250	_	ns	Figure 22.8
NMI hold time (NMI)	t <sub>NMIH</sub>	10	_	10		10	_	ns	_
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200		200		200		ns	_
IRQ setup time (IRQ2 to IRQ0)	t <sub>IRQS</sub>	150	_	150		250		ns	_
IRQ hold time (IRQ2 to IRQ0)	t <sub>IRQH</sub>	10	_	10		10		ns	_
IRQ pulse width (IRQ2 to IRQ0) (exiting software standby mode)	t <sub>IRQW</sub>	200		200	_	200	_	ns	_

Note: \*For the low-voltage F-ZTAT version,  $V_{cc} = 3.0 \text{ V}$  to 5.5 V.




Figure 22.7 Reset Input Timing




Figure 22.8 Interrupt Input Timing

### (3) Bus Timing

Table 22.8 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ( $\phi = 32.768 \text{ kHz}$ ).

## Table 22.8 Bus Timing

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V*}, V_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to maximum operating frequency,}$ 

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Cond	ition A	Cond	lition B	Cond	ition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Address delay time	t <sub>AD</sub>	_	20	_	30	_	40	ns	Figure 22.9 to
Address setup time	t <sub>AS</sub>	0.5 × t <sub>cyc</sub> - 15		0.5 × t <sub>cyc</sub> - 20		0.5 × t <sub>cyc</sub> - 30		ns	figure 22.13
Address hold time	t <sub>AH</sub>	0.5 × t <sub>cyc</sub> - 10		0.5 × t <sub>cyc</sub> – 15		$0.5 \times t_{cyc} - 20$	_	ns	_
CS delay time (IOS)	t <sub>CSD</sub>	_	20		30		40	ns	_
AS delay time	t <sub>ASD</sub>		30		45		60	ns	-
RD delay time 1	t <sub>RSD1</sub>	_	30	_	45	_	60	ns	_
RD delay time 2	t <sub>RSD2</sub>	_	30	_	45	_	60	ns	_
Read data setup time	t <sub>RDS</sub>	15		20	_	35		ns	_
Read data hold time	t <sub>RDH</sub>	0		0	_	0		ns	_
Read data access time 1	t <sub>ACC1</sub>	_	1.0 × t <sub>cyc</sub> - 30	_	1.0 × t <sub>cyc</sub> - 40	_	1.0 × t <sub>cyc</sub> - 60	ns	_
Read data access time 2	t <sub>ACC2</sub>	_	1.5 × t <sub>cyc</sub> – 25	_	1.5 × t <sub>cyc</sub> - 35	_	$1.5 \times t_{\rm cyc} - 50$	ns	_

		Cond	ition A	Condition B		Cond	ition C	_		
		20	MHz	16	MHz	10	MHz		Test	
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times t_{\rm cyc} - 30$	_	2.0 × t <sub>cyc</sub> - 40	_	$2.0 \times \\ t_{\text{cyc}} - 60$	ns	Figure 22.9 to	
Read data access time 4	t <sub>ACC4</sub>	_	$2.5 \times \\ t_{\text{cyc}} - 25$	_	$2.5 \times \\ t_{\text{cyc}} - 35$	_	$2.5 \times \\ t_{\text{cyc}} - 50$	ns	figure 22.13	
Read data access time 5	t <sub>ACC5</sub>	_	$3.0 \times \\ t_{\text{cyc}} - 30$	_	$\begin{array}{l} 3.0 \times \\ t_{\text{cyc}} - 40 \end{array}$	_	$3.0 \times \\ t_{\text{cyc}} - 60$	ns		
WR delay time 1	t <sub>WRD1</sub>	_	30	_	45	_	60	ns		
WR delay time 2	t <sub>WRD2</sub>	_	30	_	45	_	60	ns	_	
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> - 20	_	1.0 × t <sub>cyc</sub> - 30	_	1.0× t <sub>cyc</sub> - 40	_	ns	_	
WR pulse width 2	t <sub>wsw2</sub>	1.5 × t <sub>cyc</sub> - 20	_	1.5 × t <sub>cyc</sub> - 30	_	1.5 × t <sub>cyc</sub> - 40	_	ns	_	
Write data delay time	t <sub>wdd</sub>	_	30	_	45	_	60	ns	_	
Write data setup time	t <sub>wds</sub>	0	_	0	_	0	_	ns	_	
Write data hold time	t <sub>WDH</sub>	10	_	15	_	20	_	ns	_	
WAIT setup time	t <sub>WTS</sub>	30	_	45	_	60	_	ns	_	
WAIT hold time	t <sub>WTH</sub>	5	_	5	_	10	_	ns		

Note: \* For the low-voltage F-ZTAT version,  $V_{CC}$  = 3.0 V to 5.5 V.




Figure 22.9 Basic Bus Timing (Two-State Access)




Figure 22.10 Basic Bus Timing (Three-State Access)




Figure 22.11 Basic Bus Timing (Three-State Access with One Wait State)




Figure 22.12 Burst ROM Access Timing (Two-State Access)




Figure 22.13 Burst ROM Access Timing (One-State Access)

## (4) Timing of On-Chip Supporting Modules

Tables 22.9 and 22.10 show the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ( $\emptyset = 32.768 \text{ kHz}$ ) are the I/O ports, external interrupts (NMI and IRQ0, 1, and IRQ2), the watchdog timer, and the 8-bit timer (channels 0 and 1).

# Table 22.9 Timing of On-Chip Supporting Modules

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}^{*1}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}^{*1}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC}=2.7~V$  to  $5.5~V^{*2},~V_{SS}=0~V,~\phi=32.768~kHz^{*1},~2~MHz$  to maximum operating frequency,  $T_a=-20$  to  $+75^{\circ}C$ 

				Condition A		Cond	lition B	Cond	lition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output data delay time		t <sub>PWD</sub>	_	50	_	50	_	100	ns	Figure 22.14
	Input da	ta setup	t <sub>PRS</sub>	30		30		50	_		
Input data hold time		t <sub>PRH</sub>	30	_	30	_	50	_			
FRT	FRT Timer output delay time Timer input setup time		t <sub>FTOD</sub>	_	50	_	50	_	100	ns	Figure 22.15
			t <sub>FTIS</sub>	30		30	_	50	_		
	Timer cle	ock input ne	t <sub>FTCS</sub>	30	_	30	_	50	_		Figure 22.16
- -	Timer	Single edge	t <sub>FTCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	_
pulse		Both edges	t <sub>FTCWL</sub>	2.5		2.5		2.5	_		

				Cond	lition A	Condition B		Cond	lition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
TMR	Timer delay t		t <sub>TMOD</sub>	_	50	_	50	_	100	ns	Figure 22.17
	Timer setup t	reset input time	t <sub>TMRS</sub>	30	_	30	_	50	_		Figure 22.19
	Timer clock input setup time		t <sub>TMCS</sub>	30	_	30	_	50	_		Figure 22.18
	Timer clock	Single edge	t <sub>TMCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	-
	pulse width	Both edges	t <sub>TMCWL</sub>	2.5		2.5	_	2.5			
PWM, PWMX	Pulse delay t		t <sub>PWOD</sub>	_	50	_	50	_	100	ns	Figure 22.20
SCI	Input clock	Asynchro- nous	t <sub>Scyc</sub>	4	_	4	_	4	_	t <sub>cyc</sub>	Figure 22.21
	cycle	Synchro- nous	_	6	_	6	_	6			
	Input o	lock pulse	t <sub>SCKW</sub>	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	-
	Input of time	lock rise	t <sub>SCKr</sub>	_	1.5	_	1.5	_	1.5	t <sub>cyc</sub>	-
	Input of time	lock fall	t <sub>SCKf</sub>	_	1.5	_	1.5	_	1.5		
	delay t	nit data ime ronous)	t <sub>TXD</sub>		50		50	_	100	ns	Figure 22.22
	setup t	ve data time ronous)	t <sub>RXS</sub>	50	_	50	_	100	_	ns	-
	hold tir	ve data me ronous)	t <sub>RXH</sub>	50	_	50		100		ns	-
A/D converter	Trigge setup t		t <sub>TRGS</sub>	30		30	_	50		ns	Figure 22.23

Notes: 1. Only supporting modules that can be used in subclock operation

<sup>2.</sup> For the low-voltage F-ZTAT version,  $V_{\rm CC}$  = 3.0 V to 5.5 V




Figure 22.14 I/O Port Input/Output Timing




Figure 22.15 FRT Input/Output Timing




Figure 22.16 FRT Clock Input Timing




Figure 22.17 8-Bit Timer Output Timing




Figure 22.18 8-Bit Timer Clock Input Timing




Figure 22.19 8-Bit Timer Reset Input Timing




Figure 22.20 PWM, PWMX Output Timing




Figure 22.21 SCK Clock Input Timing




Figure 22.22 SCI Input/Output Timing (Synchronous Mode)




Figure 22.23 A/D Converter External Trigger Input Timing

# Table 22.10 I<sup>2</sup>C Bus Timing

Conditions: V  $_{CC}$  = 2.7 V to 5.5 V, V  $_{SS}$  = 0 V, ø = 5 MHz to maximum operating frequency,  $T_a$  = -20 to +75  $^{\circ}C$ 

Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>	Notes
SCL clock cycle time	t <sub>SCL</sub>	12	_	_	t <sub>cyc</sub>		Figure 22.24
SCL clock high pulse width	t <sub>SCLH</sub>	3	_	_	t <sub>cyc</sub>		
SCL clock low pulse width	t <sub>scll</sub>	5	_	_	t <sub>cyc</sub>		
SCL, SDA input rise time	t <sub>Sr</sub>	_	_	7.5*	t <sub>cyc</sub>		_
SCL, SDA input fall time	t <sub>Sf</sub>	_	_	300	ns		_
SCL, SDA input spike pulse elimination time	t <sub>SP</sub>	_	_	1	t <sub>cyc</sub>		_
SDA input bus free time	t <sub>BUF</sub>	5		<u> </u>	t <sub>cyc</sub>		_
Start condition input hold time	t <sub>STAH</sub>	3			t <sub>cyc</sub>	"	-
Retransmission start condition input setup time	t <sub>STAS</sub>	3		_	t <sub>cyc</sub>		-
Stop condition input setup time	t <sub>stos</sub>	3		_	t <sub>cyc</sub>		_
Data input setup time	t <sub>SDAS</sub>	0.5	_	_	t <sub>cyc</sub>		_
Data input hold time	t <sub>SDAH</sub>	0	_	_	ns		_
SCL, SDA capacitive load	C <sub>b</sub>	_	_	400	pF		

Note: \*17.5t<sub>cyc</sub> can be set according to the clock selected for use by the I<sup>2</sup>C module. For details, see section 16.4, Usage Notes.




Figure 22.24 I<sup>2</sup>C Bus Interface Input/Output Timing (Option)

#### 22.2.4 A/D Conversion Characteristics

Tables 22.11 and 22.12 list the A/D conversion characteristics.

# Table 22.11 A/D Conversion Characteristics (AN7 to AN0 Input: 134/266-State Conversion)

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ 

 $V_{SS} = AV_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*5}, \text{ AV}_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*5}$ 

 $V_{SS} = AV_{SS} = 0$  V,  $\phi = 2$  MHz to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	Condition A 20 MHz				Conditio	n B		n C		
					16 MF	lz		-		
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time*6	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_		20	_	_	20	_	_	20	рF
Permissible signal- source	_	_	10*3	_	_	10*3	_	_	10*1	kΩ
impedance			5*4	-		5*4	-		5*2	-
Nonlinearity error	_	_	±3.0		_	±3.0	_	_	±7.0	LSB
Offset error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Full-scale error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Quantization error	_		±0.5	_		±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±4.0	_	_	±4.0	_	_	±8.0	LSB

Notes: \*1 When  $4.0 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$ 

<sup>\*2</sup> When 2.7 V  $\leq$  AV<sub>cc</sub> < 4.0 V

<sup>\*3</sup> When conversion time  $\geq$  11. 17  $\mu$ s (CKS = 1 and  $\emptyset \leq$  12 MHz, or CKS = 0)

<sup>\*4</sup> When conversion time < 11. 17  $\mu$ s (CKS = 1 and  $\emptyset$  > 12 MHz)

<sup>\*5</sup> For the low-voltage F-ZTAT version,  $V_{cc}$  = 3.0 V to 5.5 V and  $AV_{cc}$  = 3.0 V to 5.5 V.

<sup>\*6</sup> At the maximum operating frequency in single mode

# Table 22.12 A/D Conversion Characteristics (CIN7 to CIN0 Input: 134/266-State Conversion)

Condition A: 
$$V_{CC} = 5.0 \text{ V} \pm 10\%$$
,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ 

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*5}, \text{ AV}_{CC} = 2.7 \text{ V to } 5.5 \text{ V}^{*5}$ 

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	Condition A 20 MHz				Conditio	n B		n C	_	
					16 MHz			10 MHz		
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time*6	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_		20	_		20	_		20	pF
Permissible signal- source	_	_	10*3	_	_	10*3	_	_	10*1	kΩ
impedance			5*4	-		5*4	-		5*2	
Nonlinearity error	_	_	±5.0	_	_	±5.0	_	_	±11.0	LSB
Offset error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Full-scale error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±6.0	_	_	±6.0	_	_	±12.0	LSB

Notes: \*1 When  $4.0 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$ 

<sup>\*2</sup> When 2.7 V  $\leq$  AV<sub>CC</sub> < 4.0 V

<sup>\*3</sup> When conversion time  $\geq$  11. 17  $\mu$ s (CKS = 1 and  $\emptyset \leq$  12 MHz, or CKS = 0)

<sup>\*4</sup> When conversion time < 11. 17  $\mu s$  (CKS = 1 and Ø > 12 MHz)

<sup>\*5</sup> For the low-voltage F-ZTAT version,  $V_{cc} = 3.0 \text{ V}$  to 5.5 V and  $AV_{cc} = 3.0 \text{ V}$  to 5.5 V.

<sup>\*6</sup> At the maximum operating frequency in single mode

# 22.2.5 Flash Memory Characteristics

Table 22.13 shows the flash memory characteristics.

## **Table 22.13 Flash Memory Characteristics**

Conditions (5 V version):  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 0 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = 0 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Conditions for low-voltage version:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 0$  to  $+75^{\circ}\text{C}$  (Programming/erasing operating temperature)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Programming time*1 *2 *4		tP	_	10	200	ms/ 32 bytes	
Erase time*1*	c3 *5	tE		100	1200	ms/ block	
Reprogrammi	ng count	N <sub>WEC</sub>	_	<del>_</del>	100	Times	
Programming	Wait time after SWE-bit setting*1	х	10	_	_	μs	
	Wait time after PSU-bit setting*1	у	50	_	_	μs	
	Wait time after P-bit setting*1 *4	Z	150	_	200	μs	
	Wait time after P-bit clear*1	α	10	_	_	μs	
	Wait time after PSU-bit clear*1	β	10	_		μs	
	Wait time after PV-bit setting*1	γ	4	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after PV-bit clear*1	η	4	_	_	μs	
	Maximum programming count*1 *4 *5	N	_	_	1000	Times	z = 200 μs

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Erase	Wait time after SWE-bit setting*1	Х	10	_	_	μs	
	Wait time after ESU-bit setting*1	У	200	<del></del>		μs	
	Wait time after E-bit setting*1 *6	Z	5	<del></del>	10	ms	
	Wait time after E-bit clear*1	α	10	<del></del>		μs	
	Wait time after ESU-bit clear*1	β	10			μs	
	Wait time after EV-bit setting*1	γ	20			μs	
	Wait time after dummy write*1	ε	2			μs	
	Wait time after EV-bit clear*1	η	5		-	μs	
	Maximum erase count*1 *6 *7	N	_		120	Times	z = 10 ms

Notes: \*1 Set the times according to the program/erase algorithms.

- \*2 Programming time per 32 bytes (Shows the total period for which the P-bit in the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)
- \*3 Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- \*4 Maximum programming time (tP (max) = wait time after P-bit setting (z) × maximum programming count (N))
- \*5 Number of times when the wait time after P-bit setting (z) = 200  $\mu$ s. The number of writes should be set according to the actual set value of z to allow programming within the maximum programming time (tP).
- \*6 Maximum erase time (tE (max) = Wait time after E-bit setting (z) × maximum erase count (N))
- \*7 Number of times when the wait time after E-bit setting (z) = 10 ms.

  The number of erases should be set according to the actual set value of z to allow erasing within the maximum erase time (tE).

# 22.2.6 Usage Note

The F-ZTAT and mask ROM versions have been confirmed as fully meeting the reference values for electrical characteristics shown in this manual. However, actual performance figures, operating margins, noise margins, and other properties may vary due to differences in the manufacturing process, on-chip ROM, layout patterns, etc.

When system evaluation testing is carried out using the F-ZTAT version, the same evaluation tests should also be conducted for the mask ROM version when changing over to that version.

# 22.3 Electrical Characteristics [H8S/2128S Series]

#### 22.3.1 Absolute Maximum Ratings

Table 22.14 lists the absolute maximum ratings.

**Table 22.14 Absolute Maximum Ratings** 

Item	Symbol	Value	Unit
Power supply voltage*1	V <sub>CC</sub>	-0.3 to +7.0	V
Power supply voltage*1 (3 V version)	V <sub>cc</sub>	-0.3 to +4.3	V
Power supply voltage*2 (V <sub>CL</sub> version)	V <sub>CL</sub>	-0.3 to +4.3	V
Input voltage (except ports 6, 7)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input not selected for port 6)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input selected for port 6)	V <sub>in</sub>	–0.3 V to lower of voltages $V_{\rm cc}$ +0.3 and AV $_{\rm cc}$ +0.3	V
Input voltage (port 7)	V <sub>in</sub>	-0.3 to AV <sub>cc</sub> +0.3	V
Analog power supply voltage	AV <sub>CC</sub>	-0.3 to +7.0	V
Analog power supply voltage (3 V version)	AV <sub>cc</sub>	-0.3 to +4.3	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Cautions: 1. Permanent damage to the chip may result if absolute maximum ratings are exceeded.

2. Never apply more than 7.0 V to any of the pins of the 5 V or 4 V version or 4.3 V to any of the pins of the 3 V version.

Notes: \*1 Power supply voltage for  $V_{CC1}$  pin

Never exceed the maximum rating of  $V_{CL}$  in the low-power version (3 V version) because both the  $V_{CC1}$  and  $V_{CL}$  pins are connected to the  $V_{CC}$  power supply.

\*2 It is an operating power supply voltage pin on the chip. Never apply power supply voltage to the V<sub>CL</sub> pin in the 5 V or 4 V version. Always connect an external capacitor between the V<sub>CL</sub> pin and ground for internal voltage stabilization.

## 22.3.2 DC Characteristics

Table 22.15 lists the DC characteristics. Table 22.16 lists the permissible output currents.

# Table 22.15 DC Characteristics (1)

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	1.0	_	_	V	
trigger input voltage	IRQ2 to IRQ0*3*8		$V_T^{+}$	_	_	$V_{\text{CC}}\times 0.7$	V	
voltage			$V_{T}^{\; +} - V_{T}^{\; -}$	0.4	_		V	
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	$V_{IH}$	V <sub>cc</sub> - 0.7	_	V <sub>cc</sub> +0.3	V	_
	EXTAL			$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	
	Port 7			$V_{\rm CC} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above	•	_	$V_{\rm cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	0.5	V	
	NMI, EXTAL			-0.3	_	0.8	V	_
	Input pins except (1) and (3) above	•	_	-0.3	_	$V_{cc} \times 0.2$	V	_
Output high voltage	(except P47, and		V <sub>OH</sub>	V <sub>cc</sub> – 0.5	_	_	V	I <sub>OH</sub> = -200 μA
	P52* <sup>4</sup> )			3.5	_	_	V	$I_{OH} = -1 \text{ mA}$
	P47, P52*4			2.0	_	_	V	$I_{OH} = -200 \mu A$
Output low	All output pins		$V_{OL}$	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3			_	_	1.0	V	I <sub>OL</sub> = 10 mA
Input leakage	RES		I <sub>in</sub>		_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD1, MD0		_	_	_	1.0	μΑ	_
	Port 7		_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		−I <sub>P</sub>	30	·	300	μA	$V_{in} = 0 V$
Input capacitance	RES	(4)	C <sub>in</sub>	_		80	pF	$V_{in} = 0 V$ f = 1 MHz
	NMI	-		_	_	50	pF	$T_a = 25$ °C
	P52, P47, P24, P23	-		_	_	20	pF	_
	Input pins except (4) above			_	_	15	pF	_
Current	Normal operation	I <sub>cc</sub>	_	45	55	mA	f = 20 MHz	
dissipation*6	Sleep mode Standby mode*7			_	30	41	mA	f = 20 MHz
					1.0	5.0	μΑ	T <sub>a</sub> ≤ 50°C
				_		20.0	μΑ	50°C < T <sub>a</sub>
Analog power	During A/D conversion		$AI_{CC}$	_	1.5	3.0	mA	
supply current	Idle			_	0.01	5.0	μA	AV <sub>cc</sub> = 2.0 V to 5.5 V
Analog power	er supply voltage*1		AV <sub>cc</sub>	4.5		5.5	V	Operating
				2.0		5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0	_		V	

Notes: \*1 Do not leave the AV<sub>cc</sub>, and AV<sub>ss</sub> pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 In the H8S/2128S Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs.

An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

In the H8S/2128S Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.

- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC}$  0.2 V and  $V_{IL}$  max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 4.5 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} 0.2 \text{ V}$ , and  $V_{IL} \text{ max} = 0.2 \text{ V}$ .
- \*8 The  $V_{\tau}^+$  to  $V_{\tau}^-$  specification does not apply to  $\overline{IRQ2}$  ( $\overline{ADTRG}$ ) to  $\overline{IRQ0}$ .

# Table 22.15 DC Characteristics (2)

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC}^{*1} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	1.0			V	V <sub>cc</sub> =
trigger input voltage	IRQ2 to IRQ0*3*8		$V_T^+$			$V_{CC} \times 0.7$	V	- 4.5 V to 5.5 V
ronago			$V_{T}^{\; +} - V_{T}^{\; -}$	0.4	_	_	V	
			V <sub>T</sub> -	0.8			V	V <sub>cc</sub> < 4.5 V
			V <sub>T</sub> <sup>+</sup>			$V_{CC} \times 0.7$	V	_
			$V_T^+ - V_T^-$	0.3	_	_	V	
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	$V_{\text{IH}}$	V <sub>CC</sub> - 0.7	_	V <sub>CC</sub> +0.3	V	_
	EXTAL			$V_{\text{CC}} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	-		$V_{\rm CC} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above		_	$V_{\rm CC} \times 0.7$		V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3		0.5	V	
	NMI, EXTAL			-0.3	_	0.8	V	_
	Input pins except (1) and (3) above		_	-0.3		$V_{cc} \times 0.2$	V	_
Output high	All output pins		$V_{OH}$	$V_{\rm CC}-0.5$	_	_	V	$I_{OH} = -200 \mu A$
voltage	(except P47, and P52*4)			3.5	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} =$ 4.5 V to 5.5 V
				3.0	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} < 4.5 \text{ V}$
	P47, P52*4		_	1.5	_	_	V	I <sub>OH</sub> = -200 μA
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_		1.0	V	I <sub>OL</sub> = 10 mA

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Input	RES		I <sub>in</sub>	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$
leakage current	STBY, NMI, MD1, MD0		_	_	_	1.0	μΑ	<sup>−</sup> V <sub>cc</sub> − 0.5 V
	Port 7		_	_		1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>		_	1.0	μА	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS	Ports 1 to 3		-I <sub>P</sub>	30	_	300	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} = 4.5 \text{ V to}$ 5.5 V
current				20	_	200	μΑ	V <sub>in</sub> = 0 V, V <sub>CC</sub> < 4.5 V
Input capacitance	RES	(4)	C <sub>in</sub>		_	80	pF	$V_{in} = 0 V,$ f = 1 MHz,
	NMI			_	_	50	pF	$T_a = 25$ °C
	P52, P47, P24, P23			_	_	20	pF	_
	Input pins except (4) above		_	_	_	15	pF	_
Current	Normal operation		I <sub>cc</sub>	_	35	44	mA	f = 16 MHz
dissipation*6	Sleep mode		_	_	25	34	mA	f = 16 MHz
	Standby mode*7		_	_	1.0	5.0	μA	T <sub>a</sub> ≤ 50°C
				_	_	20.0	μΑ	50°C < T <sub>a</sub>
Analog power	During A/D conversion		Al <sub>cc</sub>		1.5	3.0	mA	
supply current	Idle		_	_	0.01	5.0	μΑ	AV <sub>cc</sub> = 2.0 V to 5.5 V
Analog power	er supply voltage*1		AV <sub>cc</sub>	4.0		5.5	V	Operating
				2.0	_	5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0	_		V	

Notes: \*1 Do not leave the  $AV_{cc}$ , and  $AV_{ss}$  pins open even if the A/D converter is not used. Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

<sup>\*2</sup> P67 to P60 include supporting module inputs multiplexed on those pins.

<sup>\*3</sup> IRQ2 includes the ADTRG signal multiplexed on that pin.

<sup>\*4</sup> In the H8S/2128S Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs.

An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

In the H8S/2128S Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.

- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.2$  V and  $V_{IL}$  max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 4.0 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} 0.2 \text{ V}$ , and  $V_{IL} \text{ max} = 0.2 \text{ V}$ .
- \*8 The  $V_{\scriptscriptstyle T}^{\scriptscriptstyle +}$  to  $V_{\scriptscriptstyle T}^{\scriptscriptstyle -}$  specification does not apply to  $\overline{\text{IRQ2}}$  ( $\overline{\text{ADTRG}}$ ) to  $\overline{\text{IRQ0}}$ .

# Table 22.15 DC Characteristics (3)

Conditions (Mask ROM version):  $\begin{aligned} V_{CC} = 2.7 \text{ V to } 3.6 \text{ V, AV}_{CC}^{*1} = 2.7 \text{ V to } 3.6 \text{ V,} \\ V_{SS} = AV_{SS}^{*1} = 0 \text{ V, T}_a = -20 \text{ to } +75 ^{\circ}\text{C} \end{aligned}$ 

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*5,	(1)	V <sub>T</sub>	$V_{\text{CC}} \times 0.2$	_	_	V	
	IRQ2 to IRQ0*3*8		V <sub>T</sub> <sup>+</sup>		_	$V_{\rm CC} \times 0.7$	V	_
voltage			$V_T^+ - V_T^-$	$V_{cc} \times 0.05$	<u> </u>	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{CC} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL			$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7			$V_{\rm CC} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above		_	$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3	_	V <sub>cc</sub> × 0.2	V	_
	All output pins		V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_	_	V	$I_{OH} = -200  \mu A$
voltage	(except P47, and P52*4)			V <sub>CC</sub> - 1.0	_	_	V	I <sub>OH</sub> = -1 mA
	P47, P52*4		_	0.5	_	_	V	I <sub>OH</sub> = -200 μA
Output low	All output pins		V <sub>OL</sub>		_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	$I_{OL} = 5 \text{ mA}$
Input	RES		I <sub>in</sub>	_	_	10.0	μA	V <sub>in</sub> = 0.5 to
leakage current	STBY, NMI, MD1, I	MD0	_	_	_	1.0	μA	$^{-}V_{cc} - 0.5 V$
	Port 7		_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		-I <sub>P</sub>	5	_	150	μА	$V_{in} = 0 \text{ V},$ $V_{CC} = 2.7 \text{ V to}$ 3.6 V
Input capacitance	RES	(4)	C <sub>in</sub>	_	_	80	pF	V <sub>in</sub> = 0 V, f = 1 MHz,
	NMI	-		_	_	50	pF	Ta = 25°C
	P52, P47, P24, P23	-	_	_		20	pF	_
	Input pins except (4) above		_	_		15	pF	_
Current	Normal operation		I <sub>cc</sub>	_	24	30	mA	f = 10 MHz
dissipation*6	Sleep mode			_	15	23	mA	f = 10 MHz
	Standby mode*7		_	_	1.0	5.0	μA	$T_a \le 50^{\circ}C$
				_		20.0	μA	50°C < T <sub>a</sub>
Analog power	During A/D conversion		$Al_CC$	_	1.5	3.0	mA	
supply current	Idle		_	_	0.01	5.0	μA	AV <sub>cc</sub> = 2.0 V to 3.6 V
Analog power	er supply voltage*1		AV <sub>CC</sub>	2.7	_	3.6	V	Operating
				2.0	_	3.6	V	Idle/not used
RAM standb	RAM standby voltage		$V_{RAM}$	2.0	_	_	V	

Notes: \*1 Do not leave the AV<sub>cc</sub>, and AV<sub>ss</sub> pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 3.6 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3  $\overline{\text{IRQ2}}$  includes the  $\overline{\text{ADTRG}}$  signal multiplexed on that pin.
- \*4 In the H8S/2128S Series, P52/SCK0/SCL0 and P47/SDA0 are NMOS push-pull outputs.

An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

In the H8S/2128S Series, P52/SCK0 and P47 (ICE = 0) high levels are driven by NMOS.

- \*5 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*6 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.2$  V and  $V_{IL}$  max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*7 The values are for  $V_{RAM} \le V_{CC} < 2.7 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} 0.2 \text{ V}$ , and  $V_{II} \text{ max} = 0.2 \text{ V}$ .
- \*8 The  $V_T^+$  to  $V_T^-$  specification does not apply to  $\overline{IRQ2}$  ( $\overline{ADTRG}$ ) to  $\overline{IRQ0}$ .

#### **Table 22.16 Permissible Output Currents**

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $Ta = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0	I <sub>OL</sub>	_	_	20	mA
	Ports 1, 2, 3	_	_	_	10	mA
	Other output pins	_	_	_	2	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_	_	80	mA
low current (total)	Total of all output pins, including the above		_	_	120	mA
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.16.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.25 and 22.26.

**Table 22.16 Permissible Output Currents (cont)** 

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{SS} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0	I <sub>OL</sub>	_	_	10	mA
	Ports 1, 2, 3	_	_	_	2	mA
	Other output pins	_	_	_	1	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_	_	40	mA
low current (total)	Total of all output pins, including the above		_	_	60	mA
Permissible output high current (per pin)	All output pins	-I <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma$ $-I_{OH}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.16.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.25 and 22.26.

## **Table 22.17 Bus Drive Characteristics**

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{CC} = 2.7$  to 3.6 V (3 V version),  $V_{SS} = 0 \text{ V}$ 

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger	V <sub>T</sub>	$V_{cc} \times 0.3$	_	_	V	
input voltage	V <sub>T</sub> <sup>+</sup>			$V_{cc} \times 0.7$	_	
Input high voltage	V <sub>IH</sub>	$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> + 0.5	V	
Input low voltage	V <sub>IL</sub>	-0.5	_	$V_{cc} \times 0.3$		
Output low voltage	V <sub>OL</sub>			0.8	V	$I_{OL} = 16 \text{ mA},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$
		_		0.5		$I_{OL} = 8 \text{ mA}$
		_	_	0.4	_	$I_{OL} = 3 \text{ mA}$
Input capacitance	C <sub>in</sub>			20	pF	$V_{in} = 0 \text{ V, } f = 1 \text{ MHz,}$ $T_a = 25^{\circ}\text{C}$
Three-state leakage current (off state)	I <sub>TSI</sub>			1.0	μA	$V_{in} = 0.5 \text{ to } V_{cc} - 0.5 \text{ V}$
SCL, SDA output fall time	t <sub>Of</sub>	20 + 0.1Cb	_	250	ns	




Figure 22.25 Darlington Pair Drive Circuit (Example)




Figure 22.26 LED Drive Circuit (Example)

### 22.3.3 AC Characteristics

Figure 22.3 shows the test conditions for the AC characteristics.




Figure 22.27 Output Load Circuit

#### (1) Clock Timing

Table 22.18 shows the clock timing. The clock timing specified here covers clock (ø) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 20, Clock Pulse Generator.

## **Table 22.18 Clock Timing**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition C:  $V_{CC} = 2.7$  V to 3.6 V,  $V_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,  $T_a = -20$  to +75°C

		Condition A		Cond	dition B	Con	dition C			
		20	20 MHz		MHz	10	MHz		Test	
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Clock cycle time	t <sub>cyc</sub>	50	500	62.5	500	100	500	ns	Figure 22.28	
Clock high pulse width	t <sub>CH</sub>	17	_	20	_	30	_	ns	Figure 22.28	
Clock low pulse width	t <sub>CL</sub>	17	_	20	_	30	_	ns	_	
Clock rise time	t <sub>Cr</sub>	_	8	_	10	_	20	ns	<del>_</del>	
Clock fall time	t <sub>Cf</sub>	_	8	_	10	_	20	ns	_	
Oscillation settling time at reset (crystal)	t <sub>OSC1</sub>	10		10		20		ms	Figure 22.29 Figure 22.30	
Oscillation settling time in software standby (crystal)	t <sub>OSC2</sub>	8		8		8	_	ms	_	
External clock output stabilization delay time	t <sub>DEXT</sub>	500	_	500	_	500	_	μs	_	




Figure 22.28 System Clock Timing




Figure 22.29 Oscillation Settling Timing




Figure 22.30 Oscillation Setting Timing (Exiting Software Standby Mode)

#### (2) Control Signal Timing

Table 22.19 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768 \text{ kHz}$ ) are NMI and IRQ0, 1, and IRQ2.

#### **Table 22.19 Control Signal Timing**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ MHz to maximum operating frequency}, T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$ 

Condition C:  $V_{CC} = 2.7$  V to 3.6 V,  $V_{SS} = 0$  V,  $\emptyset = 32.768$  kHz, 2 MHz to maximum operating frequency,  $T_a = -20$  to +75°C

		Condition A		Cond	lition B	Cond	lition C		
		20	20 MHz		MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	_	200	_	300	_	ns	Figure 22.31
RES pulse width	t <sub>RESW</sub>	20	_	20	_	20	_	t <sub>cyc</sub>	_
NMI setup time (NMI)	t <sub>NMIS</sub>	150	_	150	_	250	_	ns	Figure 22.32
NMI hold time (NMI)	t <sub>NMIH</sub>	10		10		10		ns	_
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200		200		200		ns	_
IRQ setup time (IRQ2 to IRQ0)	t <sub>IRQS</sub>	150		150		250		ns	_
IRQ hold time (IRQ2 to IRQ0)	t <sub>IRQH</sub>	10		10		10		ns	_
IRQ pulse width (IRQ2 to IRQ0) (exiting software standby mode)	t <sub>IRQW</sub>	200	_	200	_	200	_	ns	




Figure 22.31 Reset Input Timing




Figure 22.32 Interrupt Input Timing

#### (3) Bus Timing

Table 22.20 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ( $\phi = 32.768 \text{ kHz}$ ).

## Table 22.20 Bus Timing

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_{a} = -20 \text{ to } +75^{\circ}\text{C}$ 

		Cond	ition A	Cond	ition B	Condition C			
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Address delay time	t <sub>AD</sub>	_	20	_	30	_	40	ns	Figure 22.33 to
Address setup time	t <sub>AS</sub>	0.5 × t <sub>cyc</sub> - 15		0.5 × t <sub>cyc</sub> - 20		0.5 × t <sub>cyc</sub> - 30		ns	figure 22.37
Address hold time	t <sub>AH</sub>	$0.5 \times t_{\text{cyc}} - 10$	_	0.5 × t <sub>cyc</sub> – 15		$0.5 \times t_{cyc} - 20$	_	ns	
CS delay time (IOS)	t <sub>CSD</sub>		20		30		40	ns	_
AS delay time	t <sub>ASD</sub>	_	30		45		60	ns	_
RD delay time 1	t <sub>RSD1</sub>	_	30	_	45		60	ns	-
RD delay time 2	t <sub>RSD2</sub>	_	30	_	45	_	60	ns	-
Read data setup time	t <sub>RDS</sub>	15	_	20	_	35	_	ns	-
Read data hold time	t <sub>RDH</sub>	0	_	0	_	0	_	ns	-
Read data access time 1	t <sub>ACC1</sub>	_	1.0 × t <sub>cyc</sub> - 30	_	1.0 × t <sub>cyc</sub> - 40	_	1.0 × t <sub>cyc</sub> - 60	ns	-
Read data access time 2	t <sub>ACC2</sub>	_	1.5 × t <sub>cyc</sub> – 25	_	1.5 × t <sub>cyc</sub> - 35	_	1.5 × t <sub>cyc</sub> - 50	ns	_

		Condition A		Cond	ition B	Cond	ition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times t_{\rm cyc} - 30$	_	$2.0 \times \\ t_{\text{cyc}} - 40$	_	$2.0 \times t_{\rm cyc} - 60$	ns	Figure 22.33 to
Read data access time 4	t <sub>ACC4</sub>		$2.5 \times t_{\rm cyc} - 25$		$2.5 \times t_{\rm cyc} - 35$	_	$2.5 \times t_{\rm cyc} - 50$	ns	figure 22.37
Read data access time 5	t <sub>ACC5</sub>	_	$3.0 \times t_{\rm cyc} - 30$	_	$3.0 \times t_{\rm cyc} - 40$	_	$3.0 \times t_{\rm cyc} - 60$	ns	
WR delay time 1	t <sub>WRD1</sub>		30	_	45		60	ns	-
WR delay time 2	t <sub>WRD2</sub>		30	_	45		60	ns	-
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> - 20		1.0 × t <sub>cyc</sub> - 30		1.0× t <sub>cyc</sub> - 40		ns	-
WR pulse width 2	t <sub>wsw2</sub>	1.5 × t <sub>cyc</sub> - 20		1.5 × t <sub>cyc</sub> - 30		1.5 × t <sub>cyc</sub> - 40		ns	-
Write data delay time	t <sub>WDD</sub>	_	30	_	45	_	60	ns	_
Write data setup time	t <sub>wds</sub>	0		0		0		ns	_
Write data hold time	t <sub>wDH</sub>	10		15		20		ns	-
WAIT setup time	t <sub>wrs</sub>	30		45		60	_	ns	_
WAIT hold time	t <sub>WTH</sub>	5		5		10		ns	_




Figure 22.33 Basic Bus Timing (Two-State Access)




Figure 22.34 Basic Bus Timing (Three-State Access)




Figure 22.35 Basic Bus Timing (Three-State Access with One Wait State)




Figure 22.36 Burst ROM Access Timing (Two-State Access)




Figure 22.37 Burst ROM Access Timing (One-State Access)

#### (4) Timing of On-Chip Supporting Modules

Tables 22.21 and 22.22 show the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ( $\emptyset = 32.768 \text{ kHz}$ ) are the I/O ports, external interrupts (NMI and IRQ0, 1, and IRQ2), the watchdog timer, and the 8-bit timer (channels 0 and 1).

# **Table 22.21 Timing of On-Chip Supporting Modules**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz*}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz*}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC}$  = 2.7 V to 3.6 V,  $V_{SS}$  = 0 V,  $\emptyset$  = 32.768 kHz\*, 2 MHz to maximum operating frequency,  $T_a$  = -20 to +75°C

				Condition A		Cond	lition B	Cond	dition C		
				20	20 MHz		MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output data delay time		t <sub>PWD</sub>	_	50	_	50	_	100	ns	Figure 22.38
	Input da	ta setup	t <sub>PRS</sub>	30		30		50			
Input data hold time		ta hold	t <sub>PRH</sub>	30	_	30	_	50	_		
FRT	Timer ou delay tin	•	t <sub>FTOD</sub>	_	50	_	50	_	100	ns	Figure 22.39
	Timer in setup tin	•	t <sub>FTIS</sub>	30		30		50			
	Timer cle	ock input ne	t <sub>FTCS</sub>	30	_	30	_	50	_		Figure 22.40
	Timer	Single edge	t <sub>FTCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	_
width		Both edges	t <sub>FTCWL</sub>	2.5		2.5		2.5			

				Cond	dition A	Cond	dition B	Cond	dition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
TMR	Timer delay	output time	t <sub>TMOD</sub>	_	50	_	50	_	100	ns	Figure 22.41
	Timer setup	reset input time	t <sub>TMRS</sub>	30	_	30	_	50	_		Figure 22.43
	Timer setup	clock input time	t <sub>TMCS</sub>	30	_	30	_	50	_		Figure 22.42
	Timer clock	Single edge	t <sub>TMCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TMCWL</sub>	2.5		2.5		2.5			
PWM, PWMX	Pulse delay	output time	t <sub>PWOD</sub>	_	50	_	50	_	100	ns	Figure 22.44
SCI	Input clock	Asynchro- nous	t <sub>Scyc</sub>	4	_	4	_	4	_	t <sub>cyc</sub>	Figure 22.45
	cycle	Synchro- nous	_	6		6		6			
	Input o	clock pulse	t <sub>SCKW</sub>	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	_
	Input of time	clock rise	t <sub>SCKr</sub>	_	1.5	_	1.5	_	1.5	t <sub>cyc</sub>	_
	Input of time	clock fall	t <sub>SCKf</sub>	_	1.5	_	1.5	_	1.5		
	delay t	mit data time nronous)	t <sub>TXD</sub>	_	50	_	50	_	100	ns	Figure 22.46
	setup	ve data time nronous)	t <sub>RXS</sub>	50	_	50	_	100	_	ns	_
	hold ti	ve data me nronous)	t <sub>RXH</sub>	50		50	_	100		ns	-
A/D converter		r input time	t <sub>TRGS</sub>	30		30		50		ns	Figure 22.47

Note: \* Only supporting modules that can be used in subclock operation




Figure 22.38 I/O Port Input/Output Timing




Figure 22.39 FRT Input/Output Timing




Figure 22.40 FRT Clock Input Timing




Figure 22.41 8-Bit Timer Output Timing




Figure 22.42 8-Bit Timer Clock Input Timing




Figure 22.43 8-Bit Timer Reset Input Timing




Figure 22.44 PWM, PWMX Output Timing




Figure 22.45 SCK Clock Input Timing




Figure 22.46 SCI Input/Output Timing (Synchronous Mode)




Figure 22.47 A/D Converter External Trigger Input Timing

# Table 22.22 I<sup>2</sup>C Bus Timing

Conditions:  $V_{CC}$  = 4.0 V to 5.5 V,  $V_{CC}$  = 2.7 V to 3.6 V (3 V version),  $V_{SS}$  = 0 V,  $\emptyset$  = 5 MHz to maximum operating frequency,  $T_a$  = -20 to +75°C

Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>	Notes
SCL clock cycle time	t <sub>SCL</sub>	12	_	_	t <sub>cyc</sub>		Figure 22.48
SCL clock high pulse width	t <sub>SCLH</sub>	3	_	_	t <sub>cyc</sub>		
SCL clock low pulse width	t <sub>scll</sub>	5		_	t <sub>cyc</sub>		_
SCL, SDA input rise time	t <sub>Sr</sub>	_	_	7.5*	t <sub>cyc</sub>		_
SCL, SDA input fall time	t <sub>Sf</sub>	_	_	300	ns		_
SCL, SDA input spike pulse elimination time	t <sub>SP</sub>	_	_	1	t <sub>cyc</sub>		_
SDA input bus free time	t <sub>BUF</sub>	5	_	<u> </u>	t <sub>cyc</sub>	"	
Start condition input hold time	t <sub>STAH</sub>	3	_		t <sub>cyc</sub>		-
Retransmission start condition input setup time	t <sub>STAS</sub>	3		_	t <sub>cyc</sub>		-
Stop condition input setup time	t <sub>stos</sub>	3		_	t <sub>cyc</sub>		_
Data input setup time	t <sub>SDAS</sub>	0.5	-	_	t <sub>cyc</sub>		_
Data input hold time	t <sub>SDAH</sub>	0	-	_	ns		_
SCL, SDA capacitive load	C <sub>b</sub>			400	pF		

Note: \*17.5t<sub>cyc</sub> can be set according to the clock selected for use by the I<sup>2</sup>C module. For details, see section 16.4, Usage Notes.




Figure 22.48 I<sup>2</sup>C Bus Interface Input/Output Timing (Option)

#### 22.3.4 A/D Conversion Characteristics

Tables 22.23 and 22.24 list the A/D conversion characteristics.

# Table 22.23 A/D Conversion Characteristics (AN7 to AN0 Input: 134/266-State Conversion)

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ 

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	(	Conditio	n A		Conditio	n B		Conditio	on C		
	20 MHz				16 MHz			10 MHz			
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
Resolution	10	10	10	10	10	10	10	10	10	Bits	
Conversion time*3	_	_	6.7	_	_	8.4	_	_	13.4	μs	
Analog input capacitance	_		20	_		20	_		20	pF	
Permissible signal- source	_	_	10*1	_	_	10*1	_	_	5	kΩ	
impedance			5*2	-		5*2	-				
Nonlinearity error	_	_	±3.0	_	_	±3.0	_	_	±7.0	LSB	
Offset error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB	
Full-scale error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB	
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB	
Absolute accuracy			±4.0			±4.0			±8.0	LSB	

Notes: \*1 When conversion time  $\geq$  11. 17  $\mu s$  (CKS = 1 and  $\emptyset \leq$  12 MHz, or CKS = 0)

<sup>\*2</sup> When conversion time < 11. 17  $\mu$ s (CKS = 1 and  $\phi$  > 12 MHz)

<sup>\*3</sup> At the maximum operating frequency in single mode

# Table 22.24 A/D Conversion Characteristics (CIN7 to CIN0 Input: 134/266-State Conversion)

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ 

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition C:  $V_{CC} = 3.0 \text{ V}$  to  $3.6 \text{ V}^{*4}$ ,  $AV_{CC} = 3.0 \text{ V}$  to  $3.6 \text{ V}^{*4}$ 

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	Condition A 20 MHz				Conditio	n B		Conditio	n C	_
					16 MHz			10 MH	lz	_
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time*3	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_		20	_		20	_		20	pF
Permissible signal- source	_	_	10*1	_	_	10*1	_	_	5	kΩ
impedance			5*2	-		5*2	-			
Nonlinearity error	_	_	±5.0	_	_	±5.0	_	_	±11.0	LSB
Offset error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Full-scale error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±6.0	_	_	±6.0	_	_	±12.0	LSB

Notes: \*1 When conversion time  $\geq$  11. 17 µs (CKS = 1 and  $\emptyset \leq$  12 MHz, or CKS = 0)

<sup>\*2</sup> When conversion time < 11. 17  $\mu$ s (CKS = 1 and  $\emptyset$  > 12 MHz)

<sup>\*3</sup> At the maximum operating frequency in single mode

<sup>\*4</sup> When using CIN input,  $V_{cc}$  = 3.0 V to 3.6 V and  $AV_{cc}$  = 3.0 V to 3.6 V.

#### 22.3.5 Usage Note

(1) The F-ZTAT and mask ROM versions have been confirmed as fully meeting the reference values for electrical characteristics shown in this manual. However, actual performance figures, operating margins, noise margins, and other properties may vary due to differences in the manufacturing process, on-chip ROM, layout patterns, etc.
When system evaluation testing is carried out using the F-ZTAT version, the same evaluation

tests should also be conducted for the mask ROM version when changing over to that version.

(2) On-chip power supply step-down circuit The H8S/2128 F-ZTAT does not incorporate an internal power supply step-down circuit. When changing over to F-ZTAT versions or mask ROM versions incorporating an internal step-down circuit, the V<sub>CC2</sub> pin has the same pin location as the V<sub>CL</sub> pin in a step-down circuit. Therfore, note that the circuit patterns differ between these two types of products.




Figure 22.49 Connection of External Capacitor (mask ROM type incorporating step-down circuit and product not incorporating step-down circuit)

## (3) Specification differences in internal I/O registers

Mask ROM version of H8S/2128S, H8S/2127S are different from the H8S/2128 Series and H8S/2124 Series in the specification of control registers for peripheral functions.

A/D converter: A/D Control Register (ADCR)

H8S/2128 Series,	Bit	7	6	5	4	3	2	1	0
H8S/2124 Series		TRGS1	TRGS0	_	_	_	-	_	_
	Initial value	0	0	1	1	1	1	1	1
	Read/Write	R/W	R/W	_	_	_	_	_	_
	Bits 5 to 0—Reserved bits: These bits cannot be modified and are always read as 1.								
H8S/2128S Series Mask ROM Version (internal step-down products)	Bits 5 to 0—Reserved bits: Should always be written 1.								

Power-down state: Standby Control Register (SBYCR)

H8S/2128 Series,	Bit 6	Bit 5	Bit 4	
H8S/2124 Series	STS2	STS1	STS0	 Description
	0	0	0	Standby time = 8,192 states (Initial value)
			1	Standby time = 16,384 states
		1	0	Standby time = 32,768 states
			1	Standby time = 65,536 states
	1	0	0	Standby time = 131,072 states
			1	Standby time = 262,144 states
		1	0	Reserved
			1	Standby time = 16 states*

H8S/2128S Series Mask ROM Version (internal step-down products)

Bit 6	Bit 5	Bit 4	<u></u>	
STS2	STS1	STS0	Description	
0	0	0	Standby time = 8,192 states	(Initial value)
		1	Standby time = 16,384 states	
	1	0	Standby time = 32,768 states	
		1	Standby time = 65,536 states	
1	0	0	Standby time = 131,072 states	
		1	Standby time = 262,144 states	
	1	0	Reserved	
		1	Standby time = 16 states*	·

Note: \* This setting must not be used in the flash memory versions and H8S/2128S Series.

# 22.4 Electrical Characteristics [H8S/2124 Series]

# 22.4.1 Absolute Maximum Ratings

Table 22.25 lists the absolute maximum ratings.

**Table 22.25 Absolute Maximum Ratings** 

Item	Symbol	Value	Unit
Power supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input voltage (except ports 6, and 7)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input not selected for port 6)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (CIN input selected for port 6)	V <sub>in</sub>	Lower voltage of –0.3 to $V_{\rm CC}$ +0.3 and $AV_{\rm CC}$ +0.3	V
Input voltage (port 7)	$V_{in}$	-0.3 to AV <sub>CC</sub> + 0.3	V
Analog power supply voltage	$AV_{cc}$	-0.3 to +7.0	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

### 22.4.2 DC Characteristics

Table 22.26 lists the DC characteristics. Table 22.27 lists the permissible output currents.

## Table 22.26 DC Characteristics (1)

Conditions: 
$$V_{CC} = 5.0 \text{ V} \pm 10\%$$
,  $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Schmitt	P67 to P60*2*4,	(1)	V <sub>T</sub>	1.0	_	_	V	
trigger input voltage	IRQ2 to IRQ0*3		V <sub>T</sub> <sup>+</sup>	_	_	$V_{\text{CC}} \times 0.7$	V	
voitage			$V_T^+ - V_T^-$	0.4	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{cc} - 0.7$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	_		$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	_		2.0	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above		_	2.0	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3		0.8	V	_
Output high	All output pins		V <sub>OH</sub>	V <sub>CC</sub> - 0.5	_	_	V	I <sub>OH</sub> = -200 μA
voltage				3.5	_		V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	I <sub>OL</sub> = 10 mA
Input leakage	RES		I <sub>in</sub>		_	10.0	μA	$V_{in} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD1 MD0	Ι,	_	_	_	1.0	μΑ	_
	Port 7		_	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

ltem			Symbol	Min	Тур	Max	Unit	Test Conditions
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		-I <sub>P</sub>	50		300	μA	V <sub>in</sub> = 0 V
Input capacitance	RES	(4)	$\mathbf{C}_{in}$	_	——————————————————————————————————————	80	pF	$V_{in} = 0 \text{ V}$ f = 1  MHz
	NMI			_	_	50	pF	T <sub>a</sub> = 25°C
	P52, P47, P24, P23			_	_	20	pF	
	Input pins except (4) above	•	_	_	_	15	pF	_
Current	Normal operation		I <sub>cc</sub>	_	70	90	mA	f = 20 MHz
dissipation*5	Sleep mode			_	55	75	mA	f = 20 MHz
	Standby mode*6		_	_	0.01	5.0	μΑ	$T_a \le 50^{\circ}C$
				_		20.0	μA	50°C < T <sub>a</sub>
Analog power	During A/D conversion		Al <sub>cc</sub>	_	1.5	3.0	mA	
supply current	Idle			_	0.01	5.0	μΑ	$AV_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
Analog power	er supply voltage*1		AV <sub>cc</sub>	4.5		5.5	V	Operating
				2.0		5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0			V	

Notes: \*1 Do not leave the  $AV_{cc}$ , and  $AV_{ss}$  pins open even if the A/D converter is not used. Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*5 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*6 The values are for  $V_{RAM} \le V_{CC} < 4.5 \text{ V}$ ,  $V_{IH} \text{ min} = V_{CC} \times 0.9$ , and  $V_{IL} \text{ max} = 0.3 \text{ V}$ .

## Table 22.26 DC Characteristics (2)

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC}^{*1} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Schmitt	P67 to P60*2*4,	(1)	V <sub>T</sub>	1.0	_	_	V	V <sub>CC</sub> =
trigger input voltage	IRQ2 to IRQ0*3		V <sub>T</sub> <sup>+</sup>	_	_	$V_{\rm CC} \times 0.7$	V	<sup>-</sup> 4.5 V to 5.5 V
vollage			$V_T^+ - V_T^-$	0.4	_	_	V	_
			V <sub>T</sub>	0.8	_		V	V <sub>CC</sub> < 4.5 V
			V <sub>T</sub> <sup>+</sup>		_	$V_{\rm CC} \times 0.7$	V	_
			$V_T^+ - V_T^-$	0.3	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	V <sub>cc</sub> - 0.7	_	V <sub>cc</sub> +0.3	V	
	EXTAL	-		$V_{CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	-		2.0	_	AV <sub>cc</sub> +0.3	S V	_
	Input pins except (1) and (2) above		_	2.0	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3		0.8	V	
Output high	All output pins		V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_		V	$I_{OH} = -200 \mu A$
voltage				3.5			V	$I_{OH} = -1 \text{ mA},$ $V_{CC} =$ 4.5 V to 5.5 V
				3.0	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} < 4.5 \text{ V}$
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	I <sub>OL</sub> = 10 mA
Input	RES		I <sub>in</sub>	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$
leakage current	STBY, NMI, MD1	١,	_	_	_	1.0	μA	<sup>−</sup> V <sub>cc</sub> − 0.5 V
	Port 7		_	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

Item			Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS	Ports 1 to 3		-I <sub>P</sub>	50		300	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} = 4.5 \text{ V to}$ 5.5 V
current				30	_	200	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} < 4.5 \text{ V}$
Input capacitance	RES	(4)	$C_{in}$	_	_	80	pF	$V_{in} = 0 V,$ f = 1 MHz,
	NMI	-		_		50	pF	$^{-}$ T <sub>a</sub> = 25°C
	P52, P47, P24, P23	_		_	_	20	pF	_
	Input pins except (4) above		_	_	_	15	pF	_
Current	Normal operation	1	I <sub>cc</sub>		55	75	mA	f = 16 MHz
dissipation*5	Sleep mode		_	_	42	62	mA	f = 16 MHz
	Standby mode*6		_	_	0.01	5.0	μΑ	$T_a \le 50^{\circ}C$
				_	_	20.0	μΑ	50°C < T <sub>a</sub>
Analog power	During A/D conversion		$AI_{CC}$	_	1.5	3.0	mA	
supply current	Idle			_	0.01	5.0	μΑ	$AV_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
Analog power	er supply voltage*	1	AV <sub>cc</sub>	4.0	_	5.5	V	Operating
				2.0		5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0	_		V	

Notes: \*1 Do not leave the AV<sub>cc</sub>, and AV<sub>ss</sub> pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to AV<sub>cc</sub> by connection to the power supply (V<sub>cc</sub>), or some other method.

<sup>\*2</sup> P67 to P60 include supporting module inputs multiplexed on those pins.

<sup>\*3</sup> IRQ2 includes the ADTRG signal multiplexed on that pin.

<sup>\*4</sup> The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.

<sup>\*5</sup> Current dissipation values are for  $V_{IH}$  min =  $V_{CC} - 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.

<sup>\*6</sup> The values are for  $V_{RAM} \le V_{CC} < 4.0 \text{ V}$ ,  $V_{IH} \min = V_{CC} \times 0.9$ , and  $V_{IL} \max = 0.3 \text{ V}$ .

# Table 22.26 DC Characteristics (3)

 $\begin{aligned} \text{Conditions:} \quad & V_{CC} = 2.7 \text{ V to 5.5 V, } A V_{CC}{}^{*1} = 2.7 \text{ V to 5.5 V,} \\ & V_{SS} = A V_{SS}{}^{*1} = 0 \text{ V, } T_a = -20 \text{ to } +75^{\circ}\text{C} \end{aligned}$ 

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	P67 to P60*2*4,	(1)	V <sub>T</sub>	$V_{cc} \times 0.2$	_	_	V	
	IRQ2 to IRQ0*3		$V_T^+$	_	_	$V_{cc} \times 0.7$	V	_
voltage			$V_T^+ - V_T^-$	$V_{CC} \times 0.05$	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	$V_{IH}$	$V_{\text{CC}} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	-		$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7			$V_{CC} \times 0.7$	_	AV <sub>cc</sub> +0.3	S V	_
	Input pins except (1) and (2) above		_	$V_{\rm CC} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, input pins except		_	-0.3	_	$V_{cc} \times 0.2$	V	V <sub>cc</sub> < 4.0 V
	(1) and (3) above					0.8	V	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$
	All output pins		V <sub>OH</sub>	$V_{\rm cc}-0.5$	_		V	$I_{OH} = -200 \ \mu A$
voltage				V <sub>CC</sub> - 1.0	_	_	V	$I_{OH} = -1 \text{ mA}$ ( $V_{CC} < 4.0 \text{ V}$ )
Output low	All output pins		V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
voltage	Ports 1 to 3			_		1.0	V	$\begin{split} I_{\text{OL}} &= 5 \text{ mA} \\ (V_{\text{CC}} < 4.0 \text{ V}), \\ I_{\text{OL}} &= 10 \text{ mA} \\ (4.0 \text{ V} \leq V_{\text{CC}} \leq \\ 5.5 \text{ V}) \end{split}$
Input	RES		I <sub>in</sub>	_	_	10.0	μΑ	V <sub>in</sub> = 0.5 to
leakage current	STBY, NMI, MD1 MD0	١,	_	_	_	1.0	μA	$^{-}V_{cc} - 0.5 V$
	Port 7		_	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$

ltem			Symbol	Min	Тур	Max	Unit	Test Conditions
Three-state leakage current (off state)	Ports 1 to 6		I <sub>TSI</sub>	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3		-I <sub>P</sub>	10		150	μA	$V_{in} = 0 \text{ V},$ $V_{CC} = 2.7 \text{ V to}$ 3.6 V
Input capacitance	RES	(4)	C <sub>in</sub>	_	_	80	pF	$V_{in} = 0 V,$ f = 1 MHz,
	NMI			_	_	50	pF	Ta = 25°C
	P52, P47, P24, P23			_	_	20	pF	_
	Input pins except (4) above	•	_	_		15	pF	_
Current	Normal operation		I <sub>cc</sub>	_	40	52	mA	f = 10 MHz
dissipation*5	Sleep mode			_	30	42	mA	f = 10 MHz
	Standby mode*6			_	0.01	5.0	μΑ	T <sub>a</sub> ≤ 50°C
				_	_	20.0	μA	50°C < T <sub>a</sub>
Analog power	During A/D conversion		Al <sub>cc</sub>	_	1.5	3.0	mA	
supply current	Idle		_	_	0.01	5.0	μΑ	AV <sub>CC</sub> = 2.0 V to 5.5 V
Analog power	er supply voltage*1		AV <sub>CC</sub>	2.7	_	5.5	V	Operating
				2.0	_	5.5	V	Idle/not used
RAM standb	y voltage		$V_{RAM}$	2.0	_	_	V	

Notes: \*1 Do not leave the  $AV_{cc}$ , and  $AV_{ss}$  pins open even if the A/D converter is not used. Even if the A/D converter is not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{cc}$  by connection to the power supply ( $V_{cc}$ ), or some other method.

- \*2 P67 to P60 include supporting module inputs multiplexed on those pins.
- \*3 IRQ2 includes the ADTRG signal multiplexed on that pin.
- \*4 The upper limit of the port 6 applied voltage is  $V_{cc}$  + 0.3 V when CIN input is not selected, and the lower of  $V_{cc}$  + 0.3 V and  $AV_{cc}$  + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- \*5 Current dissipation values are for  $V_{IH}$  min =  $V_{CC} 0.5$  V and  $V_{IL}$  max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- \*6 The values are for  $V_{RAM} \le V_{CC} < 2.7 \text{ V}$ ,  $V_{IH} \min = V_{CC} \times 0.9$ , and  $V_{IL} \max = 0.3 \text{ V}$ .

#### **Table 22.27 Permissible Output Currents**

Conditions:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $Ta = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output	Ports 1, 2, 3	I <sub>OL</sub>	_	_	10	mA
low current (per pin)	Other output pins	_	_		2	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_	_	80	mA
low current (total)	Total of all output pins, including the above	_	_	_	120	mA
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma$ $-I_{OH}$	_	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.27.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.50 and 22.51.

#### **Table 22.27 Permissible Output Currents (cont)**

- Preliminary -

Conditions:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output	Ports 1, 2, 3	I <sub>OL</sub>	_	_	2	mA
low current (per pin)	Other output pins	_	_	_	1	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>OL</sub>	_	_	40	mA
low current (total)	Total of all output pins, including the above	_	_	_	60	mA
Permissible output high current (per pin)	All output pins	<b>–I</b> <sub>OH</sub>	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma$ $-I_{OH}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22.27.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 22.50 and 22.51.




Figure 22.50 Darlington Pair Drive Circuit (Example)




Figure 22.51 LED Drive Circuit (Example)

#### 22.4.3 AC Characteristics

Figure 22.52 shows the test conditions for the AC characteristics.




Figure 22.52 Output Load Circuit

#### (1) Clock Timing

Table 22.28 shows the clock timing. The clock timing specified here covers clock (Ø) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 20, Clock Pulse Generator.

#### Table 22.28 Clock Timing

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to maximum operating frequency},$   $T_a = -20 \text{ to } +75^{\circ}\text{C (regular specifications)},$   $T_a = -40 \text{ to } +85^{\circ}\text{C (wide-range specifications)}$ 

Condition C:  $V_{CC} = 2.7$  V to 5.5 V,  $V_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}$ C

			dition A		dition B		dition C		
			MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	50	500	62.5	500	100	500	ns	Figure 22.53
Clock high pulse width	t <sub>CH</sub>	17	_	20	_	30	_	ns	Figure 22.53
Clock low pulse width	t <sub>CL</sub>	17	_	20	_	30	_	ns	_
Clock rise time	t <sub>Cr</sub>	_	8	_	10	_	20	ns	<del>_</del>
Clock fall time	t <sub>Cf</sub>	_	8	_	10	_	20	ns	_
Oscillation settling time at reset (crystal)	t <sub>osc1</sub>	10		10		20		ms	Figure 22.54 Figure 22.55
Oscillation settling time in software standby (crystal)	t <sub>osc2</sub>	8	_	8	_	8		ms	_
External clock output stabilization delay time	t <sub>DEXT</sub>	500	_	500	_	500	_	μs	_




Figure 22.53 System Clock Timing




Figure 22.54 Oscillation Settling Timing




Figure 22.55 Oscillation Setting Timing (Exiting Software Standby Mode)

#### (2) Control Signal Timing

Table 22.29 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768$  kHz) are NMI and IRQ0, 1, and IRQ2.

#### **Table 22.29 Control Signal Timing**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40$  to +85°C (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz}$ , 2 MHz to maximum operating

frequency,  $T_a = -20$  to +75°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC}=2.7$  V to 5.5 V,  $V_{SS}=0$  V,  $\emptyset=32.768$  kHz, 2 MHz to maximum operating frequency,  $T_a=-20$  to  $+75^{\circ}C$ 

		Cond	lition A	Cond	lition B	Cond	dition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	_	200	_	300	_	ns	Figure 22.56
RES pulse width	t <sub>RESW</sub>	20	_	20	_	20	_	t <sub>cyc</sub>	_
NMI setup time (NMI)	t <sub>NMIS</sub>	150	_	150	_	250	_	ns	Figure 22.57
NMI hold time (NMI)	t <sub>NMIH</sub>	10		10	_	10		ns	_
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200		200		200		ns	_
IRQ setup time (IRQ2 to IRQ0)	t <sub>IRQS</sub>	150		150		250		ns	_
IRQ hold time (IRQ2 to IRQ0)	t <sub>IRQH</sub>	10		10	_	10		ns	_
IRQ pulse width (IRQ2 to IRQ0) (exiting software standby mode)	t <sub>IRQW</sub>	200		200	_	200		ns	_




Figure 22.56 Reset Input Timing




Figure 22.57 Interrupt Input Timing

#### (3) Bus Timing

Table 22.30 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ( $\phi = 32.768 \text{ kHz}$ ).

#### Table 22.30 Bus Timing

Condition A:  $V_{CC}$  = 5.0 V  $\pm$  10%,  $V_{SS}$  = 0 V,  $\emptyset$  = 2 MHz to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Cond	ition A	Cond	lition B	Cond	ition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Address delay time	t <sub>AD</sub>	_	20	_	30	_	40	ns	Figure 22.58 to
Address setup time	t <sub>AS</sub>	0.5 × t <sub>cyc</sub> - 15		0.5 × t <sub>cyc</sub> - 20	_	0.5 × t <sub>cyc</sub> - 30		ns	figure 22.62
Address hold time	t <sub>AH</sub>	0.5 × t <sub>cyc</sub> - 10	_	0.5 × t <sub>cyc</sub> - 15		$0.5 \times t_{cyc} - 20$	_	ns	_
CS delay time (IOS)	t <sub>CSD</sub>	_	20	_	30	_	40	ns	_
AS delay time	t <sub>ASD</sub>		30		45		60	ns	-
RD delay time 1	t <sub>RSD1</sub>	_	30	_	45	_	60	ns	_
RD delay time 2	t <sub>RSD2</sub>	_	30	_	45	_	60	ns	_
Read data setup time	t <sub>RDS</sub>	15	_	20	_	35	_	ns	-
Read data hold time	t <sub>RDH</sub>	0	_	0	_	0	_	ns	-
Read data access time 1	t <sub>ACC1</sub>		1.0 × t <sub>cyc</sub> - 30	_	1.0 × t <sub>cyc</sub> - 40	_	1.0 × t <sub>cyc</sub> - 60	ns	-
Read data access time 2	t <sub>ACC2</sub>	_	1.5 × t <sub>cyc</sub> – 25	_	1.5 × t <sub>cyc</sub> - 35		$1.5 \times t_{\rm cyc} - 50$	ns	_

		Cond	ition A		ition B		ition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times \\ t_{\text{cyc}} - 30$	_	$2.0 \times \\ t_{\text{cyc}} - 40$	_	$2.0 \times t_{cyc} - 60$	ns	Figure 22.58 to
Read data access time 4	t <sub>ACC4</sub>	_	2.5 × t <sub>cyc</sub> – 25		$2.5 \times t_{\text{cyc}} - 35$	_	$2.5 \times t_{cyc} - 50$	ns	figure 22.62
Read data access time 5	t <sub>ACC5</sub>	_	$3.0 \times t_{\rm cyc} - 30$	_	$3.0 \times \\ t_{\text{cyc}} - 40$	_	$3.0 \times t_{\rm cyc} - 60$	ns	
WR delay time 1	t <sub>WRD1</sub>	_	30	_	45	_	60	ns	_
WR delay time 2	t <sub>WRD2</sub>	_	30	_	45	_	60	ns	_
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> – 20	_	1.0 × t <sub>cyc</sub> - 30		1.0× t <sub>cyc</sub> - 40	_	ns	_
WR pulse width 2	t <sub>wsw2</sub>	1.5 × t <sub>cyc</sub> – 20	_	1.5 × t <sub>cyc</sub> - 30	_	1.5 × t <sub>cyc</sub> - 40	_	ns	_
Write data delay time	t <sub>WDD</sub>	_	30	_	45	_	60	ns	_
Write data setup time	t <sub>wds</sub>	0	_	0	_	0	_	ns	_
Write data hold time	t <sub>WDH</sub>	10	_	15		20	_	ns	_
WAIT setup time	t <sub>WTS</sub>	30	_	45	_	60	_	ns	_
WAIT hold time	t <sub>WTH</sub>	5	_	5	_	10	_	ns	_




Figure 22.58 Basic Bus Timing (Two-State Access)




Figure 22.59 Basic Bus Timing (Three-State Access)




Figure 22.60 Basic Bus Timing (Three-State Access with One Wait State)




Figure 22.61 Burst ROM Access Timing (Two-State Access)




Figure 22.62 Burst ROM Access Timing (One-State Access)

#### (4) Timing of On-Chip Supporting Modules

Table 22.31 shows the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ( $\emptyset = 32.768 \text{ kHz}$ ) are the I/O ports, external interrupts (NMI and IRQ0, 1, and IRQ2), the watchdog timer, and the 8-bit timer (channels 0 and 1).

#### Table 22.31 Timing of On-Chip Supporting Modules

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz*}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $V_{SS} = 0 \text{ V}$ ,  $\emptyset = 32.768 \text{ kHz*}$ , 2 MHz to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC}$  = 2.7 V to 5.5 V,  $V_{SS}$  = 0 V, ø = 32.768 kHz\*, 2 MHz to maximum operating frequency,  $T_a$  = -20 to +75°C

				Cond	Condition A		dition B	Conc	lition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output d	lata delay	t <sub>PWD</sub>	_	50	_	50	_	100	ns	Figure 22.63
	Input data setup time		t <sub>PRS</sub>	30	_	30	_	50	_		
	Input data hold time		t <sub>PRH</sub>	30	_	30	_	50	_		
FRT	Timer ou	ıtput delay	t <sub>FTOD</sub>	_	50	_	50	_	100	ns	Figure 22.64
	Timer input setup time Timer clock input setup time		t <sub>FTIS</sub>	30	_	30	_	50	_		
			t <sub>FTCS</sub>	30	_	30	_	50	_		Figure 22.65
	Timer clock	Single edge	t <sub>FTCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	-
	pulse width	Both edges	t <sub>FTCWL</sub>	2.5		2.5		2.5	_		

				Condition A		Cond	lition B	Cond	lition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
TMR	Timer of delay ti		t <sub>TMOD</sub>	_	50	_	50	_	100	ns	Figure 22.66
	Timer reset input setup time		t <sub>TMRS</sub>	30	_	30	_	50	_		Figure 22.68
	Timer clock input setup time		t <sub>TMCS</sub>	30	_	30	_	50	_		Figure 22.67
	Timer clock	Single edge	t <sub>TMCWH</sub>	1.5	_	1.5	_	1.5	_	t <sub>cyc</sub>	-
	pulse width	Both edges	t <sub>TMCWL</sub>	2.5		2.5	_	2.5	_		
SCI	Input clock	Asynchro- nous	t <sub>Scyc</sub>	4	_	4	_	4	_	t <sub>cyc</sub>	Figure 22.69
	cycle	Synchro- nous		6	_	6	_	6	_		_
	Input clock pulse width		t <sub>sckw</sub>	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	
	Input c	lock rise	t <sub>SCKr</sub>	_	1.5	_	1.5	_	1.5	t <sub>cyc</sub>	-
	Input clock fall time		t <sub>SCKf</sub>	_	1.5	_	1.5	_	1.5		
	Transmit data delay time (synchronous)		t <sub>TXD</sub>	_	50	_	50	_	100	ns	Figure 22.70
	Receive data setutime (synchronous			50		50		100		ns	-
	Receive data hold time (synchronous			50	_	50	_	100	_	ns	-
A/D con- verter	Trigger input setu		t <sub>TRGS</sub>	30	_	30	_	50	_	ns	Figure 22.71

Note: \* Only supporting modules that can be used in subclock operation




Figure 22.63 I/O Port Input/Output Timing




Figure 22.64 FRT Input/Output Timing




Figure 22.65 FRT Clock Input Timing




Figure 22.66 8-Bit Timer Output Timing




Figure 22.67 8-Bit Timer Clock Input Timing




Figure 22.68 8-Bit Timer Reset Input Timing




Figure 22.69 SCK Clock Input Timing




Figure 22.70 SCI Input/Output Timing (Synchronous Mode)




Figure 22.71 A/D Converter External Trigger Input Timing

#### 22.4.4 A/D Conversion Characteristics

Tables 22.32 and 22.33 list the A/D conversion characteristics.

## Table 22.32 A/D Conversion Characteristics (AN7 to AN0 Input: 134/266-State Conversion)

Condition A: 
$$V_{CC} = 5.0 \text{ V} \pm 10\%$$
,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$   
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition B: 
$$V_{CC} = 4.0 \text{ V}$$
 to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\emptyset = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C: 
$$V_{CC}$$
 = 2.7 V to 5.5 V,  $AV_{CC}$  = 2.7 V to 5.5 V  $V_{SS}$  =  $AV_{SS}$  = 0 V,  $\emptyset$  = 2 MHz to maximum operating frequency,  $T_a$  = -20 to +75°C

		Conditio	n A		Conditio	n B		Conditio	n C	
		20 MH	lz		16 MF	lz	-	10 MH	lz	_
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time*5	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance			20	_		20	_		20	pF
Permissible signal- source	_	_	10*3	_	_	10*3	_	_	10*1	kΩ
impedance			5*4	-		5*4	-		5*2	_
Nonlinearity error	_	_	±3.0	_	_	±3.0	_	_	±7.0	LSB
Offset error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Full-scale error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±4.0	_	_	±4.0	_	_	±8.0	LSB

Notes: \*1 When  $4.0 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$ 

<sup>\*2</sup> When 2.7 V  $\leq$  AV<sub>cc</sub> < 4.0 V

<sup>\*3</sup> When conversion time  $\geq$  11. 17 µs (CKS = 1 and Ø  $\leq$  12 MHz, or CKS = 0)

<sup>\*4</sup> When conversion time < 11. 17  $\mu$ s (CKS = 1 and  $\phi$  > 12 MHz)

<sup>\*5</sup> At the maximum operating frequency in single mode

# Table 22.33 A/D Conversion Characteristics (CIN7 to CIN0 Input: 134/266-State Conversion)

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ 

 $V_{SS} = AV_{SS} = 0$  V,  $\emptyset = 2$  MHz to maximum operating frequency,

 $T_a = -20$  to +75°C (regular specifications),  $T_a = -40$  to +85°C (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to 5.5 V,  $AV_{CC} = 4.0 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $AV_{CC} = 2.7 \text{ V}$  to 5.5 V

 $V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ MHz}$  to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

		Conditio	n A		Conditio	n B		Conditio	n C	
		20 MF	lz		16 MH	lz		10 MH	lz	
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time*5	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_	_	20	_		20	_	_	20	pF
Permissible signal- source	_	_	10*3	_	_	10*3	_	_	10*1	kΩ
impedance			5*4	-		5*4	-		5*2	
Nonlinearity error	_	_	±5.0	_	_	±5.0	_	_	±11.0	LSB
Offset error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Full-scale error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±6.0	_	_	±6.0	_	_	±12.0	LSB

Notes: \*1 When  $4.0 \text{ V} \le \text{AV}_{cc} \le 5.5 \text{ V}$ 

<sup>\*2</sup> When 2.7 V  $\leq$  AV<sub>CC</sub> < 4.0 V

<sup>\*3</sup> When conversion time  $\geq$  11. 17  $\mu$ s (CKS = 1 and  $\emptyset \leq$  12 MHz, or CKS = 0)

<sup>\*4</sup> When conversion time < 11. 17  $\mu$ s (CKS = 1 and Ø > 12 MHz)

<sup>\*5</sup> At the maximum operating frequency in single mode

#### 22.4.5 Usage Note

The specifications of the H8S/2128 F-ZTAT version and H8S/2124 Series mask ROM version differ in terms of on-chip module functions provided and port (P47, P52) output specifications. Also, while the F-ZTAT and mask ROM versions both satisfy the electrical characteristics shown in this manual, actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, etc.

When system evaluation testing is carried out using the H8S/2128 F-ZTAT version, the above differences must be taken into consideration in system design, and the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.

### Appendix F Product Code Lineup

Table F.1 H8S/2128 Series and H8S/2124 Series Product Code Lineup — Preliminary —

Product Ty	/ne			Product Code	Mark Code	Package (Hitachi Package Code)	Notes
H8S/2128 Series	H8S/2128	F-ZTAT version	Standard product (5 V/4 V version)	HD64F2128	HD64F2128PS20	64-pin shrink DIP (DP-64S)	110100
					HD64F2128FA20	64-pin QFP (FP-64A)	_
					HD64F2128TF20	80-pin TQFP (TFP-80C)	
			Low-voltage version (3 V version)	HD64F2128V	HD64F2128VPS10	64-pin shrink DIP (DP-64S)	_
					HD64F2128VFA10	64-pin QFP (FP-64A)	_
					HD64F2128VTF10	80-pin TQFP (TFP-80C)	
	H8S/2127	Mask ROM version	Standard product (5 V version,	HD6432127R	HD6432127R(***)PS	64-pin shrink DIP (DP-64S)	_
		4 V version, 3 V version)	4 V version, 3 V version)		HD6432127R(***)FA	64-pin QFP (FP-64A)	_
	_			HD6432127R(***)TF	80-pin TQFP (TFP-80C)	_	
			I <sup>2</sup> C bus interface	HD6432127RW	HD6432127RW(***)PS	64-pin shrink DIP (DP-64S)	_
			(5 V version, 4 V version, 3 V version)		HD6432127RW(***)FA	64-pin QFP (FP-64A)	_
					HD6432127RW(***)TF	80-pin TQFP (TFP-80C)	
	H8S/2126	Mask ROM version	Standard product (5 V version,	HD6432126R	HD6432126R(***)PS	64-pin shrink DIP (DP-64S)	_
	4 V version, 3 V version)	,		HD6432126R(***)FA	64-pin QFP (FP-64A)	_	
					HD6432126R(***)TF	80-pin TQFP (TFP-80C)	_
			Version with on-chip I <sup>2</sup> C bus interface	HD6432126RW	HD6432126RW(***)PS	64-pin shrink DIP (DP-64S)	_
			(5 V version, 4 V version, 3 V version)	-	HD6432126RW(***)FA	64-pin QFP (FP-64A)	
			,		HD6432126RW(***)TF	80-pin TQFP (TFP-80C)	

Product Ty	rpe			Product Code	Mark Code	Package (Hitachi Package Code)	Notes
	•	Mask ROM version	Standard product (5 V version,	HD6432128S	HD6432128S(***)PS	64-pin shrink DIP (DP-64S)	
			4 V version)		HD6432128S(***)FA	64-pin QFP (FP-64A)	_
					HD6432128S(***)TF	80-pin TQFP (TFP-80C)	
			Low-voltage version (3 V version)	HD6432128SV	HD6432128SV(***)PS	64-pin shrink DIP (DP-64S)	Under _planning
					HD6432128SV(***)FA	64-pin QFP (FP-64A)	_
					HD6432128SV(***)TF	80-pin TQFP (TFP-80C)	
			Standard product with on-chip I <sup>2</sup> C bus	HD6432128SW	HD6432128SW(***)PS	64-pin shrink DIP (DP-64S)	_
			interface (5 V version, 4 V version)		HD6432128SW(***)FA	64-pin QFP (FP-64A)	_
					HD6432128SW(***)TF	80-pin TQFP (TFP-80C)	_
			with on-chip I2C bus	HD6432128SVW	/ HD6432128SVW(***)PS	64-pin shrink DIP (DP-64S)	Under planning
			interface (3 V version)		HD6432128SVW(***)FA	64-pin QFP (FP-64A)	_
					HD6432128SVW(***)TF	80-pin TQFP (TFP-80C)	
	H8S/2127S	Mask ROM version	Standard product (5 V version,		HD6432127S(***)PS	64-pin shrink DIP (DP-64S)	_
			4 V version)		HD6432127S(***)FA	64-pin QFP (FP-64A)	_
					HD6432127S(***)TF	80-pin TQFP (TFP-80C)	
			Low-voltage version (3 V version)	HD6432127SV	HD6432127SV(***)PS	64-pin shrink DIP (DP-64S)	Under _planning
					HD6432127SV(***)FA	64-pin QFP (FP-64A)	_
					HD6432127SV(***)TF	80-pin TQFP (TFP-80C)	
			Standard product with on-chip I <sup>2</sup> C bus	HD6432127SW	HD6432127SW(***)PS	64-pin shrink DIP (DP-64S)	_
			interface (5 V version, 4 V version)		HD6432127SW(***)FA	64-pin QFP (FP-64A)	
					HD6432127SW(***)TF	80-pin TQFP (TFP-80C)	_
			with on-chip I2C bus	HD6432127SVW	/ HD6432127SVW(***)PS	64-pin shrink DIP (DP-64S)	Under planning
		ir	with on-chip I <sup>2</sup> C bus interface (3 V version)	_	HD6432127SVW(***)FA	64-pin QFP (FP-64A)	
		•		HD6432127SVW(***)TF	80-pin TQFP (TFP-80C)		

Product Type				Product Code	Mark Code	Package (Hitachi Package Code)	Notes
H8S/2124 Series	H8S/2122	Mask ROM version	Standard product (5 V version, 4 V version, 3 V version)	HD6432122	HD6432122(***)PS	64-pin shrink DIP (DP-64S)	_
					HD6432122(***)FA	64-pin QFP (FP-64A)	_
					HD6432122(***)TF	80-pin TQFP (TFP-80C)	
	H8S/2120	Mask ROM version	Standard product (5 V version, 4 V version, 3 V version)	HD6432120	HD6432120(***)PS	64-pin shrink DIP (DP-64S)	
					HD6432120(***)FA	64-pin QFP (FP-64A)	_
					HD6432120(***)TF	80-pin TQFP (TFP-80C)	

Note: (\*\*\*) is the ROM code.

The F-ZTAT version of the H8S/2128 has an on-chip I<sup>2</sup>C bus interface as standard.

The F-ZTAT 5 V/4 V version supports the operating ranges of the 5 V version and the 4 V version.

The operating range of the F-ZTAT low-voltage version will be decided later.

The above table includes products in the planning stage or under development. Information on the status of individual products can be obtained from Hitachi's sales offices.

# H8S/2128 Series, H8S/2124 Series, H8S/2128F-ZTAT<sup>TM</sup> Hardware Manual (Supplement)

Publication Date: 1st Edition, December 1997

3rd Edition, May 2002

Published by: Business Operation Division

Semiconductor & Integrated Circuits

Hitachi, Ltd.

Edited by: Technical Documentation Group

Hitachi Kodaira Semiconductor Co., Ltd.

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.