

# KA7630/KA7631

## Fixed Multi-Output Regulator


### Features

- Output Currents up to 0.5A (Output1 & 2)
- Output Current up to 1A with External Transistor (Output3)
- Fixed Precision Output 1 Voltage 5.1V  $\pm 2\%$
- Fixed Precision Output 2 Voltage 8V  $\pm 2\%$  (KA7630)
- Fixed Precision Output 2 Voltage 9V  $\pm 2\%$  (KA7631)
- Control Signal Generator for Output 3 Voltage (12V  $\pm 2\%$ )
- Reset Facility for Output Voltage1
- Output 2,3 with Disable by TTL Input
- Current Limit Protection at Each Output
- Thermal Shut Down


### Description

The KA7630/KA7631 is a multi-output positive voltage regulator designed to provide fixed precision output voltages of 5.1V, 8V (7630) / 9V(7631) at current up to 0.5A and 12V at current up to 1A with external PNP transistor.

An internal reset circuit generates a reset pulse when the output 1 decreases below the regulated value. Output2 & 3 can be disabled by TTL input. Protection features include over voltage protection, short circuit protection and thermal shutdown.



### Internal Block Diagram



## Absolute Maximum Ratings

| Parameter             | Symbol           | Value    | Unit | Remark      |
|-----------------------|------------------|----------|------|-------------|
| DC Input Voltage      | V <sub>in</sub>  | 20       | V    | -           |
| Disable Input Voltage | V <sub>c</sub>   | 20       | V    | -           |
| Output Current        | I <sub>o</sub>   | 0.5      | A    | -           |
| Power Dissipation     | P <sub>d</sub>   | 1.5      | W    | No Heatsink |
| Junction Temperature  | T <sub>j</sub>   | +150     | °C   | -           |
| Operating Temperature | T <sub>opr</sub> | 0 ~ +125 | °C   | -           |

## Electrical Characteristics(KA7630)

(Refer to test circuit V<sub>in1</sub>=7.5V ,V<sub>in2</sub>=10.5V ,T<sub>j</sub> = +25°C, unless otherwise specified)

| Parameter                             | Symbol              | Conditions                                                                                   | Min.        | Typ.       | Max.        | Unit   |
|---------------------------------------|---------------------|----------------------------------------------------------------------------------------------|-------------|------------|-------------|--------|
| Output Voltage 1                      | V <sub>o1</sub>     | I <sub>o1</sub> = 10mA<br>7.5V < V <sub>in1</sub> < 14V<br>5mA < I <sub>o1</sub> < 500mA     | 5<br>4.9    | 5.1<br>5.1 | 5.2<br>5.3  | V      |
| Output Voltage 2                      | V <sub>o2</sub>     | I <sub>o2</sub> = 10mA<br>10.5V < V <sub>in2</sub> < 18V<br>5mA < I <sub>o2</sub> < 500mA    | 7.84<br>7.7 | 8<br>8     | 8.16<br>8.3 | V      |
| Dropout Output Voltage 1,2            | V <sub>d1,2</sub>   | I <sub>o1,2</sub> = 500mA                                                                    | -           | -          | 2.5         | V      |
| Line Regulation 1,2                   | ΔV <sub>o 1,2</sub> | 7.5V < V <sub>in1</sub> < 14V<br>10.5V < V <sub>in2</sub> < 18V<br>I <sub>o1,2</sub> = 200mA | -           | -          | 50<br>80    | mV     |
| Load Regulation 1,2                   | ΔV <sub>o 1,2</sub> | 5mA < I <sub>o1</sub> < 500mA<br>5mA < I <sub>o2</sub> < 500mA                               | -           | -          | 100<br>160  | mV     |
| Output Voltage 3                      | V <sub>o3</sub>     | V <sub>sys</sub> =13V, I <sub>o3</sub> =100mA                                                | 11.7        | 12         | 12.3        | V      |
| Line Regulation 3                     | ΔV <sub>o3</sub>    | 13V < V <sub>in2</sub> < 18V, I <sub>o3</sub> = 100mA                                        | -           | -          | 120         | mV     |
| Load Regulation 3                     | ΔV <sub>o3</sub>    | 5mA < I <sub>o3</sub> < 1A                                                                   | -           | -          | 250         | mV     |
| Reset Pulse Delay                     | Trd                 | C <sub>d</sub> = 100nF, Note1                                                                | -           | 25         | -           | ms     |
| Saturation Voltage in Reset Condition | V <sub>rL</sub>     | I <sub>6</sub> = 5mA                                                                         | -           | -          | 0.4         | V      |
| Leakage Current at Pin 6              | I <sub>rH</sub>     | V <sub>6</sub> = 10V                                                                         | -           | -          | 10          | μA     |
| Output Voltage Thermal Drift          | ST <sub>t</sub>     | 0°C < T <sub>j</sub> < +125°C , Note2                                                        | -           | 100        |             | ppm/°C |
| Short Circuit Output Current          | I <sub>sc1,2</sub>  | V <sub>in1</sub> = 7.5V ,V <sub>in2</sub> = 10.5V                                            | -           | -          | 1.6         | A      |
| Disable Voltage High                  | V <sub>disH</sub>   | Output 2 Active                                                                              | 0.8         | -          | 2.0         | V      |
| Disable Voltage Low                   | V <sub>disL</sub>   | Output 2 Disabled                                                                            | 0.8         | -          | 2.0         | V      |
| Disable Bias Current                  | I <sub>dis</sub>    | 0V < V <sub>dis</sub> < 7V                                                                   | -100        | -          | 2           | μA     |
| Junction Temperature for TSD          | T <sub>tsd</sub>    | Note 2                                                                                       | -           | 145        | -           | °C     |
| Quiescent Current                     | I <sub>q</sub>      | I <sub>o1</sub> = 10mA, Output2 Disabled                                                     | -           | -          | 2           | mA     |
| Reset Threshold Voltage               | V <sub>r</sub>      | K = V <sub>o1</sub>                                                                          | K-0.4       | K-0.25     | K -0.1      | V      |
| Reset Threshold Hysteresis            | V <sub>rth</sub>    | Note1                                                                                        | 20          | 50         | 100         | mA     |

### Notes:

1. To check the reset circuit ,the reset output is low to discharge the delay capacitor(=C<sub>d</sub>). it's less than V<sub>o1</sub>-0.25V. And the reset output is high when the delay capacitor voltage linearly increased by the internal current source(10μA) if it's more than V<sub>o1</sub>- 0.2V. The equation of delay time is same as below. Trd = (C<sub>d</sub> × 2.5) / 10μA
2. These parameters, although guaranteed, are not 100% tested in production.

**Electrical Characteristics(KA7631)** (Continued)(Refer to test circuit  $V_{in1}=7.5V$  ,  $V_{in2}=11.5V$  ,  $T_j = +25^{\circ}C$ , unless otherwise specified)

| Parameter                             | Symbol            | Conditions                                                              | Min.         | Typ.       | Max.         | Unit             |
|---------------------------------------|-------------------|-------------------------------------------------------------------------|--------------|------------|--------------|------------------|
| Output Voltage 1                      | $V_{o1}$          | $I_{o1} = 10mA$<br>$7.5V < V_{in1} < 14V$<br>$5mA < I_{o1} < 500mA$     | 5<br>4.9     | 5.1<br>5.1 | 5.2<br>5.3   | V                |
| Output Voltage 2                      | $V_{o2}$          | $I_{o2} = 10mA$<br>$11.5V < V_{in2} < 18V$<br>$5mA < I_{o2} < 500mA$    | 8.82<br>8.65 | 9<br>9     | 9.18<br>9.35 | V                |
| Dropout Output Voltage 1,2            | $V_{d1,2}$        | $I_{o1,2} = 500mA$                                                      | -            | -          | 2.5          | V                |
| Line Regulation 1,2                   | $\Delta V_{o1,2}$ | $7.5V < V_{in1} < 14V$<br>$11.5V < V_{in2} < 18V$<br>$I_{o1,2} = 200mA$ | -            | -          | 50<br>80     | mV               |
| Load Regulation 1,2                   | $\Delta V_{o1,2}$ | $5mA < I_{o1} < 500mA$<br>$5mA < I_{o2} < 500mA$                        | -            | -          | 100<br>160   | mV               |
| Output Voltage 3                      | $V_{o3}$          | $V_{sys} = 13V$ , $I_{o3} = 100mA$                                      | 11.7         | 12         | 12.3         | V                |
| Line Regulation 3                     | $\Delta V_{o3}$   | $13V < V_{in2} < 18V$ , $I_{o3} = 100mA$                                | -            | -          | 120          | mV               |
| Load Regulation 3                     | $\Delta V_{o3}$   | $5mA < I_{o3} < 1A$                                                     | -            | -          | 250          | mV               |
| Reset Pulse Delay                     | Trd               | $C_d = 100nF$ , Note1                                                   | -            | 25         | -            | ms               |
| Saturation Voltage in Reset Condition | $V_{rL}$          | $I_6 = 5mA$                                                             | -            | -          | 0.4          | V                |
| Leakage Current at Pin 6              | $I_{rH}$          | $V_6 = 10V$                                                             | -            | -          | 10           | $\mu A$          |
| Output Voltage Thermal Drift          | STt               | $0^{\circ}C < T_j < +125^{\circ}C$ , Note2                              | -            | 100        | -            | ppm/ $^{\circ}C$ |
| Short Circuit Output Current          | $I_{sc1,2}$       | $V_{in1} = 7.5V$ , $V_{in2} = 11.5V$                                    | -            | -          | 1.6          | A                |
| Disable Voltage High                  | $V_{disH}$        | Output 2 Active                                                         | 0.8          | -          | 2.0          | V                |
| Disable Voltage Low                   | $V_{disL}$        | Output 2 Disabled                                                       | 0.8          | -          | 2.0          | V                |
| Disable Bias Current                  | $I_{dis}$         | $0V < V_{dis} < 7V$                                                     | -100         | -          | 2            | $\mu A$          |
| Junction Temperature for TSD          | $T_{tsd}$         | Note2                                                                   | -            | 145        | -            | $^{\circ}C$      |
| Quiescent Current                     | $I_q$             | $I_{o1}=10mA$ , Output2 Disabled                                        | -            | -          | 2            | mA               |
| Reset Threshold Voltage               | $V_r$             | $K = V_{o1}$                                                            | K-0.4        | K-0.25     | K -0.1       | V                |
| Reset Threshold Hysteresis            | $V_{rth}$         | Note1                                                                   | 20           | 50         | 100          | mA               |

**Notes:**


1. To check the reset circuit ,the reset output is low to discharge the delay capacitor(=Cd). if it's less than  $V_{o1}-0.25V$ . And the reset output is high when the delay capacitor voltage linearly increased by the internal current source( $10\mu A$ ) if it's more than  $V_{o1}-0.2V$ . The equation of delay time is same as below.  $Trd = (C_d \times 2.5) / 10\mu A$
2. These parameters, although guaranteed, are not 100% tested in production.

# Mechanical Dimensions

## Package

Dimensions in millimeters

### 10-SIP-H/S



---

## Ordering Information

| Product Number | Package    | Operating Temperature |
|----------------|------------|-----------------------|
| KA7630         | 10-SIP-H/S | 0°C to +125°C         |
| KA7631         |            |                       |

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.