# SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


SCLS175C - MARCH 1984 - REVISED DECEMBER 2002

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current Outputs Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers


#### description/ordering information

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT244 devices are organized as two 4-bit buffers/drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

SN54HCT244 . . . J OR W PACKAGE SN74HCT244 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



### SN54HCT244 . . . FK PACKAGE (TOP VIEW)




#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HCT244N	SN74HCT244N
	0010 014	Tube	SN74HCT244DW	LICTOAA
	SOIC - DW	Tape and reel	SN74HCT244DWR	HCT244
–40°C to 85°C	SOP - NS	Tape and reel	SN74HCT244NSR	HCT244
	SSOP - DB	Tape and reel	SN74HCT244DBR	HT244
	T000D DW	Tube	SN74HCT244PW	LITO44
	TSSOP – PW	Tape and reel	SN74HCT244PWR	HT244
	CDIP – J	Tube	SNJ54HCT244J	SNJ54HCT244J
–55°C to 125°C	CFP – W	Tube	SNJ54HCT244W	SNJ54HCT244W
	LCCC – FK	Tube	SNJ54HCT244FK	SNJ54HCT244FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SCLS175C - MARCH 1984 - REVISED DECEMBER 2002

## FUNCTION TABLE (each buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (se	e Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	;) (see Note 1)	±20 mA
Continuous output current, $I_{O}$ ( $V_{O} = 0$ to $V_{CC}$ )		
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):		
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>	. •	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS175C - MARCH 1984 - REVISED DECEMBER 2002

#### recommended operating conditions (see Note 3)

				54HCT2	44	SN74HCT244			LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8			8.0	V
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time				500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T .,	T <sub>A</sub> = 25°C			SN54HCT244		SN74HCT244		
PARAMETER			v <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V	\(\frac{1}{2} \rightarrow \frac{1}{2} \rightarrow \fra	I <sub>OH</sub> = -20 μA	45.77	4.4	4.499		4.4		4.4		.,
Voн	VI = VIH or VIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
.,	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OL} = 20 \mu A$	45.7		0.001	0.1		0.1		0.1	.,
VOL		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	$V_I = V_{IH}$ or $V_{IL}$	5.5 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8		160		80	μΑ
ΔI <sub>CC</sub> †	One input at 0.5 V Other inputs at 0 o		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	ТО		T,	4 = 25°C	;	SN54H	CT244	SN74H	CT244	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	ν <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
,			4.5 V		15	28		42		35		
<sup>t</sup> pd	Α	Y	5.5 V		13	25		38		32	ns	
,		Y	4.5 V		21	35		53		44		
<sup>t</sup> en	ŌĒ		Y	5.5 V		19	32		48		40	ns
,	<del></del>	Υ	4.5 V		19	35		53		44		
<sup>t</sup> dis	ŌĒ		5.5 V		18	32		48		40	ns	
t <sub>t</sub>		,,	٧	4.5 V		8	12		18		15	
		Y Y	5.5 V		7	11		16		14	ns	



#### SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS175C - MARCH 1984 - REVISED DECEMBER 2002

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)

DADAMETED	FROM		.,	T,	չ = 25°C	;	SN54H	CT244	SN74H	CT244		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		V	4.5 V		21	45		68		56		
<sup>t</sup> pd	A	Y	5.5 V		18	40		61		51	ns	
			Υ	4.5 V		25	52		79		65	
<sup>t</sup> en	ŌĒ	Υ		Ť	5.5 V		22	47		71		59
4.	t	Y	4.5 V		17	42		63		53	20	
t <sub>t</sub>			5.5 V		14	38		57		48	ns	


### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	No load	40	pF




SCLS175C - MARCH 1984 - REVISED DECEMBER 2002


#### PARAMETER MEASUREMENT INFORMATION




PARAI	PARAMETER		RL CL		S2
	<sup>t</sup> PZH	1 <b>k</b> Ω	50 pF or	Open	Closed
<sup>t</sup> en	<sup>t</sup> PZL	1 K22	150 pF	Closed	Open
<b>.</b>	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed
<sup>t</sup> dis	tPLZ	1 K22	30 pr	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>		_	50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS


NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



#### N (R-PDIP-T\*\*)

#### **16 PINS SHOWN**

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




1

#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-013

#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated