

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- Available in SOIC, QSOP, and TSSOP packages


DESCRIPTION:

The QS3861 provides a set of ten high-speed CMOS TTL-compatible bus switches. The low ON resistance (5Ω) of the QS3861 allows inputs to be connected without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (\overline{BE}) signal turns the switches on.


The QS3861 is characterized for operation at -40°C to $+85^{\circ}\text{C}$.

APPLICATIONS:

- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power Conservation
- Capacitance reduction and isolation
- Bus Isolation
- Clock Gating

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATION

SOIC/ QSOP/ TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM} ⁽²⁾	Supply Voltage to Ground	-0.5 to +7	V
V _{TERM} ⁽³⁾	DC Switch Voltage V _s	-0.5 to +7	V
V _{TERM} ⁽³⁾	DC Input Voltage V _{IN}	-0.5 to +7	V
V _{AC}	AC Input Voltage (pulse width \leq 20ns)	-3	V
I _{OUT}	DC Output Current	120	mA
P _{MAX}	Maximum Power Dissipation	0.5	W
T _{STG}	Storage Temperature	-65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{cc} terminals.
3. All terminals except V_{cc}.

CAPACITANCE (TA = +25°C, f = 1MHz, V_{IN} = 0V, V_{OUT} = 0V)

Pins	Typ.	Max. ⁽¹⁾	Unit
Control Inputs	3	5	pF
Quickswitch Channels (Switch OFF)	5	7	pF

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	Description
A ₀ - A ₉	Bus A
B ₀ - B ₉	Bus B
$\bar{B}E$	Bus Switch Enable

FUNCTION TABLE⁽¹⁾

$\bar{B}E$	A ₀ - A ₉	Function
H	Z	Disconnect
L	B ₀ - B ₉	Connect

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE


Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	± 0.01	± 1	μA
I_{OZ}	Off-State Current (Hi-Z)	$0\text{V} \leq V_{OUT} \leq V_{CC}$, Switches OFF	—	± 0.01	± 1	μA
R_{ON}	Switch ON Resistance	$V_{CC} = \text{Min.}$, $V_{IN} = 0\text{V}$, $I_{ON} = 30\text{mA}$	—	5	7	Ω
		$V_{CC} = \text{Min.}$, $V_{IN} = 2.4\text{V}$, $I_{ON} = 15\text{mA}$	—	10	15	
V_P	Pass Voltage ⁽²⁾	$V_{IN} = V_{CC} = 5\text{V}$, $I_{OUT} = -5\mu\text{A}$	3.7	4	4.2	V

NOTES:

1. Typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.
2. Pass voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 5\text{V}$ 

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ. ⁽²⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	0.2	3	µA
ΔI _{CC}	Power Supply Current per Input HIGH ⁽³⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	—	2.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽⁴⁾	V _{CC} = Max., A and B Pins Open, B̄E Input Toggling @ 50% Duty Cycle	—	0.25	mA/MHz

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Typical values are at V_{CC} = 5V and T_A = 25°C.
3. Per TTL-driven input (V_{IN} = 3.4V, control inputs only). A and B pins do not contribute to ΔI_{CC}.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


T_A = -40°C to +85°C, V_{CC} = 5V ± 5%C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Typ.	Max.	Unit
t _{PLH} t _{PHL}	Data Propagation Delay ⁽²⁾ A to B, B to A	—	—	0.25 ⁽³⁾	ns
t _{PZL} t _{PZH}	Switch Turn-On Delay B̄E to A or B	1.5	—	6.5	ns
t _{PLZ} t _{PHZ}	Switch Turn-Off Delay ⁽²⁾ B̄E to A or B	1.5	—	5.5	ns

NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns at C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459