



RAIL TO RAIL FET INPUT OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD 1704 is a CMOS monolithic operational amplifier with FET input that has rail to rail input and output voltage ranges. The input voltage range and output voltage range are very close to the positive and negative power supply voltages. Typically the input voltage can be at the positive power supply voltage (V_{DD}) or the negative power supply voltage (V_{SS}). The output voltage swings to within 60 mV of either positive or negative power supply voltages at rated load.

This device is designed as an alternative to the popular J FET input operational amplifiers in applications where lower operating voltages, such as 9 V battery or ± 3.25 V to ± 6 V power supplies are being used. It offers high slew rate of 5V/ μ s at low operating power of 30 mW. Since the ALD 1704 is designed and manufactured with Advanced Linear Devices' standard enhanced CMOS silicon gate CMOS process, it also offers low unit cost and exceptional reliability.

The rail to rail input and output feature of the ALD 1704 allows a lower operating supply voltage for a given signal voltage range and allows numerous analog serial stages to be implemented without losing operating voltage margin. The output stage is designed to drive up to 10 mA into 400 pF capacitive and 1.5 K Ω resistive loads. Short circuit protection to either ground or the power supply rails is at approximately 15 mA clamp current. Due to complementary output stage design, the output can both source and sink 10 mA into a load with symmetrical drive and is ideally suited for applications where push-pull voltage drive is desired.

The offset voltage is trimmed on-chip to eliminate the need for external nulling in many applications. For precision applications, the output is designed to settle to 0.1% in 2 μ s. For large signal buffer applications, the operational amplifier can function as an ultra-high input impedance voltage follower /buffer that allows input (and output) voltage swings from positive to negative supply voltages. This feature is intended to greatly simplify systems design and permit elimination of higher voltage power supplies in many applications.


ORDERING INFORMATION

	Operating Temperature Range		
	-55°C to +125°C	0°C to +70°C	0°C to +70°C
+25°C	8-Pin	8-Pin	8-Pin
V_{OS} Max	CERDIP	Small Outline	Plastic Dip
(mV)	Package	Package (SOIC)	Package
0.9	ALD 1704A DA		ALD 1704A PA
2.0	ALD 1704B DA		ALD 1704B PA
4.5	ALD 1704 DA	ALD 1704SA	ALD 1704 PA
10.0			ALD 1704G PA
10.0			ALD 1704 Z (Dice)

Advanced Linear Devices, Inc. cannot assume liability for use of circuits described and reserves the right to change any circuitry and specifications without notice at any time. No circuit patent licenses are implied. Liability of circuits it manufactures is limited as covered under its standard product warranty policy. No life support applications are authorized. © 1987.

1030 West Maude Avenue, Bldg. 501, Sunnyvale, CA 94086-2810
(408) 720-8737 Telex: 5101006588

PIN CONFIGURATION



FEATURES

- 5.0 V/ μ s slew rate
- Rail to rail input and output voltage ranges
- High capacitive load capability – up to 400 pF
- No frequency compensation required – unity gain stable
- Extremely low input bias currents – 1.0 pA typical (20 pA max.)
- Ideal for high source impedance applications
- High voltage gain – typically 150 V/mV
- Output short circuit protected
- Unity gain bandwidth of 2.1 MHz

APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver
- Capacitive sensor amplifier
- Piezoelectric transducer amplifier

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V_{DD}	_____	12V
Differential input voltage range	_____	-0.3V to $V_{DD} + 0.3V$
Power dissipation	_____	600 mW
Operating temperature range	1704XPA/1704XSA _____	0°C to +70°C
	1704XDA _____	-55°C to +125°C
Storage temperature range	_____	-65°C to +150°C
Lead temperature, 10 seconds	_____	+300°C

DC AND OPERATING ELECTRICAL CHARACTERISTICS





$T_A = 25^\circ\text{C}$ $V_S = \pm 5.0V$ unless otherwise specified

Parameter	Symbol	1704A			1704B			1704			1704G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Supply Voltage	V_S	± 3.25		± 6.0	± 3.25		± 6.0	± 3.25		± 6.0	± 3.25		± 6.0	V	Dual Supply
	V_{DD}	6.5		12.0	6.5		12.0	6.5		12.0	6.5		12.0	V	Single Supply
Input Offset Voltage	V_{OS}			0.9			2.0			4.5			10.0	mV	$R_S \leq 100K\Omega$
				1.7			2.8			5.3			11.0	mV	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Input Offset Current	I_{OS}		1.0	15		1.0	15		1.0	15		1.0	25	pA	$T_A = 25^\circ\text{C}$
				240			240			240			240	pA	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Input Bias Current	I_B		1.0	20		1.0	20		1.0	20		1.0	30	pA	$T_A = 25^\circ\text{C}$
				300			300			300			300	pA	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Input Voltage Range	V_{IR}	-5.0		+5.0	-5.0		+5.0	-5.0		+5.0		± 5.0		V	
Input Resistance	R_{IN}		10^{12}			10^{12}			10^{12}			10^{12}		Ω	
Input Offset Voltage Drift	TCV_{OS}		5			5			5			7		$\mu\text{V}/^\circ\text{C}$	$R_S \leq 100K\Omega$
Power Supply Rejection Ratio	$PSRR$	70	80		65	80		65	80		60	80		dB	$R_S \leq 100K\Omega$
															$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Common Mode Rejection Ratio	$CMRR$	70	83		65	83		65	83		60	83		dB	$R_S \leq 100K\Omega$
															$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Large Signal Voltage Gain	A_V	50	150		50	150		50	150		32	150		V/mV	$R_L = 10K\Omega$
		40	150		40	150		40	150		20	150		V/mV	No Load
														V/mV	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Output Voltage Range	$V_{O\text{ low}}$		-4.96	-4.90		-4.96	-4.90		-4.96	-4.90		-4.96	-4.90	V	$R_L = 10K\Omega$
	$V_{O\text{ high}}$	4.90	4.95		4.90	4.95		4.90	4.95		4.90	4.95			$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Output Short Circuit Current	I_{SC}		15			15			15			15		mA	
Supply Current	I_S		3.0	4.5		3.0	4.5		3.0	4.5		3.0	5.0	mA	$V_{IN} = 0V$ No Load
Power Dissipation	P_D		30	45		30	45		30	45		30	50	mW	$V_S = \pm 5.0$ No Load
Input Capacitance	C_{IN}		1			1			1			1		pF	
Bandwidth	B_W		2.1			2.1			2.1			2.1		MHz	
Slew Rate	S_R		5.0			5.0			5.0			5.0		V/ μs	$A_V = +1$ $R_L = 2.0K\Omega$
Rise time	t_r		0.1			0.1			0.1			0.1		μs	$R_L = 2.0K\Omega$
Overshoot Factor			15			15			15			15		%	$R_L = 2.0K\Omega$ $C_L = 100pF$









Design & Operating Notes:

1. The ALD 1704 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD 1704 is internally compensated for unity gain stability using a novel scheme that produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD 1704 will typically drive 400 pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD 1704 has shown itself to be more resistant to parasitic oscillations.
2. The ALD 1704 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V above the negative supply voltage. Since offset voltage trimming on the 1704 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2 (10V operation), where the common mode voltage does not make excursions below this switching point. The user should however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision to allow for input offset voltage variations.
3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than $10^{12} \Omega$ would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of symmetrical class AB complementary output drivers, capable of driving a low resistance load with up to 10 mA source current and 10 mA sink current. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. The ALD 1704 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



DC AND OPERATING ELECTRICAL CHARACTERISTICS (cont'd)

$T_A = 25^{\circ}\text{C}$ $V_S = \pm 5.0\text{V}$ unless otherwise specified


Parameter	Symbol	1704A			1704B			1704			1704G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Maximum Load Capacitance	C_L		400			400			400			400		pF	
Input Noise Voltage	e_n		100			100			100			100		nV/√Hz	f=1 KHz
Input Current Noise	i_n		.001			.001			.001			.001		pA/√Hz	f=10 Hz
Settling Time	t_s		5.0 2.0			5.0 2.0			5.0 2.0			5.0 2.0		μs μs	0.01% 0.1% $A_V = -1$ $R_L = 5\text{K}\Omega$ $C_L = 50\text{ pF}$

$V_S = \pm 5.0\text{V}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise specified


Parameter	Symbol	1704A DA			1704B DA			1704 DA			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Input Offset Voltage	V_{OS}			2.0			4.0			7.0	mV	$R_S \leq 100\text{K}\Omega$
Input Offset Current	I_{OS}			8.0			8.0			8.0	nA	
Input Bias Current	I_B			10.0			10.0			10.0	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	$R_S \leq 100\text{K}\Omega$
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	$R_S \leq 100\text{K}\Omega$
Large Signal Voltage Gain	A_V	30	125		30	125		30	125		V/mV	$R_L = 10\text{K}\Omega$
Output Voltage Range	V_{Olow} V_{Ohigh}	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	4.8	-4.9 4.9	-4.8	V V	$R_L = 10\text{K}\Omega$

TYPICAL APPLICATIONS


RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER




LOW OFFSET SUMMING AMPLIFIER



WIEN BRIDGE OSCILLATOR (RAIL TO RAIL) SINE WAVE GENERATOR



LOW PASS FILTER (RFI FILTER)



RAIL TO RAIL VOLTAGE COMPARATOR







PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER



PRECISION CHARGE INTEGRATOR



BANDPASS NETWORK



5003 ✓ -- X