


- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Available in Plastic Quad Flatpack



description

The SN74FB2033H is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common I/O, open-collector B port operates at backplane transceiver logic (BTL) signal levels. The SN74FB2033H is specifically designed to be compatible with IEEE 1194.1-1991 (BTL) standard.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472B – MAY 1994 – REVISED JUNE 1996

description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, \bar{B} -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \bar{B} port is controlled by OEB and \bar{OEB} . If OEB is low, or \bar{OEB} is high, or when V_{CC} is less than 2.5 V, the \bar{B} port is inactive. If OEB is high and \bar{OEB} is low, the \bar{B} port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\bar{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both of these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN74FB2033H is characterized for operation from 0°C to 70°C.

Function Tables

FUNCTION TABLE

INPUTS									FUNCTION/MODE
OEA	OEB	\bar{OEB}	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK		
L	L	X	X	X	X	X	X	Isolation	
L	X	H	X	X	X	X	X		
X	H	L	L	L	X	X	X	AI to \bar{B} , buffer mode	
X	H	L	L	H	X	X	X	AI to \bar{B} , flip-flop mode	
X	H	L	H	X	X	X	X	AI to \bar{B} , latch mode	
H	L	X	X	X	L	L	L	\bar{B} to AO, buffer mode	
H	X	H	X	X	L	L	L		
H	L	X	X	X	L	H	L	B to AO, flip-flop mode	
H	X	H	X	X	L	H	L		
H	L	X	X	X	H	X	L	\bar{B} to AO, latch mode	
H	X	H	X	X	H	X	L		
H	L	X	X	X	L	L	H	AI to AO, buffer mode	
H	X	H	X	X	L	L	H		
H	L	X	X	X	L	H	H	AI to AO, flip-flop mode	
H	X	H	X	X	L	H	H		
H	L	X	X	X	H	X	H	AI to AO, latch mode	
H	X	H	X	X	H	X	H		
H	H	L	X	X	X	X	L	AI to \bar{B} , \bar{B} to AO	

Function Tables (Continued)

ENABLE/DISABLE

INPUTS			OUTPUTS	
OEA	OEB	\overline{OEB}	AO	B
L	X	X	Hi Z	
H	X	X	Active	
X	L	L		Inactive (H)
X	L	H		Inactive (H)
X	H	L		Active
X	H	H		Inactive (H)

BUFFER

INPUT	OUTPUT
L	H
H	L

LATCH

INPUTS		OUTPUT
CLK/LE	DATA	
H	L	H
H	H	L
L	X	Q_0

LOOPBACK

LOOPBACK	Q^\dagger
L	\overline{B} port
H	Point P ‡

† Q is the input to the B-to-A logic element.

‡ P is the output of the A-to-B logic element (see functional block diagram).

SELECT

INPUTS		SELECTED-LOGIC ELEMENT
MODE1	MODE0	
L	L	Buffer
L	H	Flip-flop
H	X	Latch

FLIP-FLOP


INPUTS		OUTPUT
CLK/LE	DATA	
L	X	Q_0
\uparrow	L	H
\uparrow	H	L

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472B – MAY 1994 – REVISED JUNE 1996

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 1)

			MIN	NOM	MAX	UNIT
V _{CC} , BG V _{CC}	Supply voltage		4.75	5	5.25	V
BIAS V _{CC}	Supply voltage		4.5	5	5.5	V
V _{IH}	High-level input voltage	̄B port	1.62		2.3	V
		Except ̄B port		2		
V _{IL}	Low-level input voltage	̄B port	0.75		1.47	V
		Except ̄B port			0.8	
I _{OH}	High-level output current	AO port			-3	mA
I _{OL}	Low-level output current	AO port			24	mA
		̄B port			100	
Δt/Δv	Input transition rise or fall rate	Except ̄B port			10	ns/V
T _A	Operating free-air temperature		0		70	°C

NOTE 1: Unused pins must be held high or low to prevent them from floating.

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472B – MAY 1994 – REVISED JUNE 1996

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.75 \text{ V}$, $I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	AO port	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$, $I_{OH} = -10 \mu\text{A}$			$V_{CC}-1.1$	V
		$V_{CC} = 4.75 \text{ V}$ $I_{OH} = -3 \text{ mA}$	2.5	2.85	3.4	
		$I_{OH} = -32 \text{ mA}$		2		
V_{OL}	AO port	$V_{CC} = 4.75 \text{ V}$ $I_{OL} = 20 \text{ mA}$		0.33	0.5	V
		$I_{OL} = 55 \text{ mA}$			0.8	
	\bar{B} port	$V_{CC} = 4.75 \text{ V}$ $I_{OL} = 100 \text{ mA}$	0.75		1.1	
		$I_{OL} = 4 \text{ mA}$		0.5		
I_I	Except \bar{B} port	$V_{CC} = 0$, $V_I = 5.25 \text{ V}$			100	μA
I_{IH}	Except \bar{B} port	$V_{CC} = 5.25 \text{ V}$, $V_I = 2.7 \text{ V}$			50	μA
	\bar{B} port‡	$V_{CC} = 0 \text{ to } 5.25 \text{ V}$, $V_I = 2.1 \text{ V}$			100	
I_{IL}	Except \bar{B} port	$V_{CC} = 5.25 \text{ V}$, $V_I = 0.5 \text{ V}$			-50	μA
	\bar{B} port‡	$V_{CC} = 5.25 \text{ V}$, $V_I = 0.75 \text{ V}$			-100	
I_{OH}	\bar{B} port	$V_{CC} = 0 \text{ to } 5.25 \text{ V}$, $V_O = 2.1 \text{ V}$			100	μA
I_{OZH}	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V}$, $V_O = 2.7 \text{ V}$			50	μA
I_{OZL}	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V}$, $V_O = 0.5 \text{ V}$			-50	μA
I_{OZPU}	A port	$V_{CC} = 0 \text{ to } 2.1 \text{ V}$, $V_O = 0.5 \text{ V to } 2.7 \text{ V}$			50	μA
I_{OZPD}	A port	$V_{CC} = 2.1 \text{ V to } 0$, $V_O = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μA
$I_{OS}§$	AO port	$V_{CC} = 5.25 \text{ V}$, $V_O = 0$	-40	-80	-150	mA
I_{CC}	All outputs on	$V_{CC} = 5.25 \text{ V}$, $I_O = 0$		45	70	mA
C_i	AI port and control inputs	$V_I = 0.5 \text{ V or } 2.5 \text{ V}$			5	pF
C_o	AO port	$V_O = 0.5 \text{ V or } 2.5 \text{ V}$			5	pF
$C_{io}¶$	\bar{B} port per P1194.0	$V_{CC} = 0 \text{ to } 4.75 \text{ V}$			6	pF
		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$			6	

† All typical values are at $V_{CC} = 5 \text{ V}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ Parameter is based on characterization data but is not production tested.

live-insertion characteristics over recommended operating free-air temperature range (see Note 2)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
I_{CC} (BIAS V_{CC})		$V_{CC} = 0 \text{ to } 4.75 \text{ V}$		400	μA
		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$		10	
V_O	\bar{B} port	$V_{CC} = 0$, $\text{BIAS } V_{CC} = 5 \text{ V}$	1.62	2.1	V
I_O	\bar{B} port	$V_{CC} = 0$, $V_B = 1 \text{ V}$, $V_I (\text{BIAS } V_{CC}) = 4.75 \text{ V to } 5.25 \text{ V}$	-1		μA
		$V_{CC} = 0 \text{ to } 5.25 \text{ V}$, $OEB = 0 \text{ to } 0.8 \text{ V}$		100	
		$V_{CC} = 0 \text{ to } 2.2 \text{ V}$, $OEB = 0 \text{ to } 5 \text{ V}$		100	

NOTE 2: Power-up sequence is as follows: GND, BIAS V_{CC} , V_{CC} .

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{clock}	Clock frequency		0	150	0	150	0	MHz
t_w	Pulse duration, CLKAB/LEAB or CLKBA/LEBA		3.3		3.3		ns	
t_{su}	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑		2.7		2.7		ns	
t_h	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑		0.7		0.7		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{max}			150		150		0	MHz
t_{PLH}	AI (thru mode)	B	2.8	5.1	6.8	2.8	8.1	ns
t_{PHL}			2.5	4.2	5.7	2.5	6.1	
t_{PLH}	\bar{B} (thru mode)	AO	2.2	4.3	6	2.2	6.6	ns
t_{PHL}			2.6	4.2	5.6	2.6	6	
t_{PLH}	AI (transparent)	B	2.8	5.1	6.8	2.8	8.1	ns
t_{PHL}			2.6	4.2	5.7	2.6	6.1	
t_{PLH}	\bar{B} (transparent)	AO	2.2	4.3	6	2.2	6.6	ns
t_{PHL}			2.5	4.2	5.6	2.5	6	
t_{PLH}	OEB	\bar{B}	2.7	5.1	6.8	2.7	8.3	ns
t_{PHL}			2.4	4.2	5.7	2.4	6.1	
t_{PLH}	\bar{OEB}	\bar{B}	2.5	4.8	6.4	2.5	7.7	ns
t_{PHL}			2.5	4.3	5.9	2.5	6.4	
t_{PZH}	OEA	AO	1.6	3.6	5.1	1.6	5.6	ns
t_{PZL}			2.3	4.3	5.7	2.3	6	
t_{PHZ}	OEA	AO	1.7	4	5.5	1.7	5.9	ns
t_{PLZ}			1.2	2.9	4.4	1.2	4.7	
t_{PLH}	CLKAB/LEAB	\bar{B}	3.7	6.5	8.3	3.7	9.9	ns
t_{PHL}			3.4	5.4	7.1	3.4	7.7	
t_{PLH}	CLKBA/LEBA	AO	1.7	3.8	5.5	1.7	5.9	ns
t_{PHL}			1.8	3.6	5.1	1.8	5.5	
t_{PLH}	OMODE	\bar{B}	2.9	6.6	8.4	2.9	10	ns
t_{PHL}			3	5.7	7.5	3	8.3	
t_{PLH}	IMODE	AO	1.4	4.1	5.8	1.4	6.4	ns
t_{PHL}			1.9	4.2	5.7	1.9	5.9	
t_{PLH}	LOOPBACK	AO	2	5.2	7.3	2	8.2	ns
t_{PHL}			2.6	4.8	6.3	2.6	6.4	
t_{PLH}	AI	AO	1.7	3.9	5.6	1.7	6.1	ns
t_{PHL}			2.2	4.3	5.7	2.2	5.9	
t_r	Rise time, 1.3 V to 1.8 V, \bar{B} port		1.8	2.5	3.8	1.7	4	ns
t_f	Fall time, 1.8 V to 1.3 V, \bar{B} port		1.7	2.5	3.8	1.5	4	
t_r	Rise time, 10% to 90%, AO		2.5	3.4	4.8	2	5	ns
t_f	Fall time, 90% to 10%, AO		1.5	2.5	3.8	1	5	
B-port input pulse rejection						1		ns

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472B – MAY 1994 – REVISED JUNE 1996

output-voltage characteristics

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{OHP}^{\dagger} Peak output voltage during turnoff of 100 mA into 40 nH	\bar{B} port See Figure 1		3	V
V_{OHV}^{\dagger} Minimum output voltage during turnoff of 100 mA into 40 nH	\bar{B} port See Figure 1	1.62		V
V_{OLV} Minimum output voltage during high-to-low switch	\bar{B} port $I_{OL} = -50$ mA	0.3		V

[†] Parameter is based on characterization data but not tested.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Load Circuit for V_{OHP} , V_{OHV}


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (A TO B)




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (B TO A)



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES (A PORT)



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_r \leq 2.5$ ns; BTL inputs: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated