

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode
Power Field-Effect Transistors

3.5A and 4.0A, 60V-100V


 $r_{DS(on)} = 0.6 \Omega$ and 0.8Ω **Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device


The IRF510, IRF511, IRF512 and IRF513 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM



JEDEC TO-220AB

Absolute Maximum Ratings


Parameter	IRF510	IRF511	IRF512	IRF513	Units
V_{DS} Drain - Source Voltage ①	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	4.0	4.0	3.5	3.5	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	2.5	2.5	2.0	2.0	A
I_{DM} Pulsed Drain Current ③	16	16	14	14	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	20 (See Fig. 14)				W
Linear Derating Factor	0.16 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	16	(See Fig. 15 and 16) $L = 100 \mu\text{H}$	14	14	A
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF510, IRF511, IRF512, IRF513

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain-Source Breakdown Voltage	IRF510	100	—	—	V	$V_{GS} = 0V$
	IRF512	—	—	—	—	—
	IRF511	80	—	—	V	$I_D = 250\mu A$
	IRF513	—	—	—	—	—
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I_{GSS} Gate-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20V$
I_{GSS} Gate-Source Leakage Reverse	ALL	—	—	500	nA	$V_{GS} = -20V$
I_{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0V$
	ALL	—	—	1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0V$, $T_C = 125^\circ\text{C}$
$I_{D(on)}$ On-State Drain Current ②	IRF510	4.0	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}$, $V_{GS} = 10V$
	IRF511	—	—	—	—	—
	IRF512	3.5	—	—	A	—
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	IRF510	—	0.5	0.6	Ω	$V_{GS} = 10V$, $I_D = 2.0A$
	IRF511	—	—	—	—	—
	IRF512	—	0.6	0.8	Ω	—
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	IRF513	—	—	—	—	—
	IRF513	—	—	—	—	—
g_{fs} Forward Transconductance ②	ALL	1.0	1.5	—	S(1)	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}$, $I_D = 2.0A$
C_{iss} Input Capacitance	ALL	—	135	—	pF	$V_{GS} = 0V$, $V_{DS} = 25V$, $f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	ALL	—	80	—	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	ALL	—	20	—	pF	—
$t_{d(on)}$ Turn-On Delay Time	ALL	—	10	20	ns	$V_{DD} = 0.5 BV_{DSS}$, $I_D = 2.0A$, $Z_\theta = 50\Omega$
t_r Rise Time	ALL	—	15	25	ns	See Fig. 17
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	15	25	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	—	10	20	ns	—
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	5.0	7.5	nC	$V_{GS} = 10V$, $I_D = 8.0A$, $V_{DS} = 0.8 \text{ Max. Rating}$. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q_{gs} Gate-Source Charge	ALL	—	2.0	3.0	nC	—
Q_{gd} Gate-Drain ("Miller") Charge	ALL	—	3.0	4.5	nC	—
L_D Internal Drain Inductance	ALL	—	3.5	—	nH	Measured from the contact screw on tab to center of die.
	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.

Modified MOSFET symbol showing the internal device inductances.



Thermal Resistance

R_{thJC} Junction-to-Case	ALL	—	—	6.4	$^\circ\text{C/W}$	—
R_{thCS} Case-to-Sink	ALL	—	1.0	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	—	—	80	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	IRF510	—	—	4.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF511	—	—	3.5	A	
	IRF512	—	—	—	—	
I_{SM} Pulse Source Current (Body Diode) ③	IRF510	—	—	16	A	
	IRF511	—	—	—	—	
	IRF512	—	—	14	A	
V_{SD} Diode Forward Voltage ②	IRF510	—	—	2.5	V	$T_C = 25^\circ\text{C}$, $I_S = 4.0A$, $V_{GS} = 0V$
	IRF511	—	—	—	—	—
	IRF512	—	—	2.0	V	$T_C = 25^\circ\text{C}$, $I_S = 3.5A$, $V_{GS} = 0V$
t_{rr} Reverse Recovery Time	ALL	—	230	—	ns	$T_J = 150^\circ\text{C}$, $I_F = 4.0A$, $dI_F/dt = 100A/\mu s$
Q_{RR} Reverse Recovered Charge	ALL	—	1.4	—	μC	$T_J = 150^\circ\text{C}$, $I_F = 4.0A$, $dI_F/dt = 100A/\mu s$
t_{on} Forward Turn-on Time	ALL	—	—	—	—	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.

① $T_J = 25^\circ\text{C}$ to 150°C .② Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited

by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

IRF510, IRF511, IRF512, IRF513




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF510, IRF511, IRF512, IRF513




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRF510, IRF511, IRF512, IRF513




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit