
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

description


The 'ABT543 octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

SN54ABT543 . . . JT PACKAGE SN74ABT543 . . . DB, DW, OR NT PACKAGE (TOP VIEW)



SN54ABT543 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT543 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ABT543 is characterized for operation from -40° C to 85°C.


EPIC-IIB is a trademark of Texas Instruments Incorporated

FUNCTION TABLE†

	INPL	OUTPUT		
CEAB	LEAB	OEAB	Α	В
Н	Χ	Х	Χ	Z
X	Χ	Н	X	Z
L	Н	L	X	в ₀ ‡
L	L	L	L	L
L	L	L	Н	Н

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.


logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

[‡]Output level before the indicated steady-state input conditions were established.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O	0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT543	96 mA
SN74ABT543	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	−50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A - JANUARY 1991 - REVISED JULY 1994

recommended operating conditions (see Note 3)

			SN54A	BT543	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	Supply voltage				5.5	V
VIH	V _{IH} High-level input voltage				2		V
VIL	Low-level input voltage					0.8	V
VI	Input voltage				0	VCC	V
lOH	IOH High-level output current					-32	mA
loL	Low-level output current					64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	7.	5		5	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			Т	A = 25°C	;	SN54ABT543		SN74ABT543			
PARAMETER				MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5			
V	V _C C = 5 V,	$I_{OH} = -3 \text{ mA}$		3			3		3		v	
VOH	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ m/s}$	١	2			2				V	
	vCC = 4.5 v	I _{OH} = -32 mA		2*					2			
Voi	V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$				0.55		0.55			V	
VOL	VCC = 4.5 V	I _{OL} = 64 mA				0.55*		N		0.55	V	
l _l	V _{CC} = 5.5 V,		Control inputs			±1		±1		±1	μА	
''	$V_I = V_{CC}$ or GND		A or B ports			±100		±100		±100	μΑ	
IOZH [‡]	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$					10§	6	10§		10§	μΑ	
lozL [‡]	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$					-10§	3	-10§		-10§	μΑ	
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5$	5 V			±100	0			±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50	Q	50		50	μΑ	
IOI	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V,		Outputs high		1	250		250		250	μΑ	
Icc	$I_{O} = 0$,	A or B ports	Outputs low		24	34§		34§		34§	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled		0.5	250		250		250	μΑ	
Δl _{CC} #	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND					1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0.5 V		Control inputs		4						pF	
C _{io}	V _O = 2.5 V or 0.5 V		A or B ports		7						pF	

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] This data sheet limit may vary among suppliers.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5 V$, $T_A = 25^{\circ}C$		SN54ABT543		SN74ABT543		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
t _W Pulse duration, LEAB or LEBA low				3.5		3.5	, sh	3.5		ns
		Data before LEAB or LEBA↑	High	3.5		3.5	Ŋ	3.5		ns
1.	Catua tima	Data before LEAB of LEBA	Low	3		3	D. D. D.	3		
t _{su}	Setup time	Data hatan OFAD an OFDA†	High	3.5		3.5		3.5		
		Data before CEAB or CEBA↑	Low	3		3		3		
t. Hold time	Hold time	Data after LEAB or LEBA↑		1†		01†		1†		200
th	HOIQ IIIIIE	Data after CEAB or CEBA↑		1 [†]		Q 1†		1 [†]		ns


[†] This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT543		SN74ABT543		UNIT
	(INPOT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.9	4.4	5.9	1.9		1.9	6.9	ns
^t PHL	AOIB	BOIA	1.9	4.4	5.9	1.9		1.9	6.9	
^t PLH	LEBA or LEAB	A or B	1.6	4.1	5.6	1.6	3	1.6	6.6	ns
^t PHL		AUIB	2.1	4.6	6.1	2.1	Z	2.1	7.1	115
^t PZH		A or B	1.4	3.9	5.4	1.4	76	1.4	6.4	ns
t _{PZL}	OEBA or OEAB		2.5	5	6.5	2.5		2.5	7.5	
^t PHZ	OEBA or OEAB	A or B	2.5†	5.9	7.4	2.5		2.5†	8.4	ns
t _{PLZ}	OEBA OF OEAB	AUIB	3	5.5	7	3		3	8	115
^t PZH	CEBA or CEAB	A or B	1.4	3.9	5.4	2 1.4		1.4	6.4	
t _{PZL}			2.5	5	6.5	2.5		2.5	7.5	ns
^t PHZ	CEBA or CEAB	A D	3.2†	5.9	7.4	3.2†		3.2†	8.4	no
tPLZ		A or B	3	5.5	7	3		3	8	ns

[†]This data sheet limit may vary among suppliers.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated