
REVISIONS																				
LTR	DESCRIPTION							DA	TE			APPF	ROVE)						
А	Upd	ated b	oilerpl	ate. A	dded	CAGE	7559	as a	source	e of su	pply	glg	99-05-04 Raymond Monn				Monni	n		
В	Boile	erplate	updat	te and	part c	of five	year re	view.	tcr				07-0	6-05			Rob	ert M.	Hebei	
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	3			RE'	V		В	В	В	В	В	В	В	В	В	В	В	В	В	
OF SHEETS				SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A						ED BY es Reu	sing				DI	EFEN	SE SI	JPPL	Y CE	NTER	COL	.UMB	US	
STANDARD MICROCIRCUIT DRAWING CHECKED BY Charles Reusing CHECKED BY Charles Reusing Mttp://www.dscc.dla.mil																				
THIS DRAWING IS AVAILABLE FOR USE BY AII DEPARTMENTS					ED BY el A. F				MICROCIRCUITS, MEMORY, DIGITAL, CMOS, 16k BITS SRAM, (STD POWER), MONOLITHIC SILICO											
AND AGENCIES OF THE DEPARTMENT OF DEFENSE				DRA	AWING	91-0	ROVA 05-08	L DAT	Έ											
AMSC N/A				REV	/ISION	l LEVE	EL B				ZE \		GE CC			5	962-	8971	12	
										SHE	ET		1	OF	13					

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Acces time
01		16K X 4 SRAM with separate I/O	45 ns
02		16K X 4 SRAM with separate I/O	35 ns
03		16K X 4 SRAM with separate I/O	25 ns
04		16K X 4 SRAM with separate I/O	20 ns

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDIP4-T28 or CDIP3-T28	28	Dual-in-line package
Υ	GDFP2-F28	28	Flat package
Ζ	CQCC4-N28	28	Rectangular chip carrier package
U	CQCC3-N28	28	Rectangular chip carrier package

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage to ground potential (V_{CC})	-0.5 V dc to +7.0 V dc
DC output current	
Maximum power dissipation	
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ_{JC})	
Junction temperature (T _J) <u>3</u> /	+150°C
Storage temperature range	-65°C to +150°C
Temperature under bias	-55°C to +125°C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Ground voltage (GND)	0 V dc
Input high voltage (V _{IH})	2.2 V dc minimum
Input low voltage (V _{IL})	0.8 V dc maximum
Operating case temperature range (T _C)	-55°C to +125°C

- 1/ Generic numbers are listed on the Standardized Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL- HDBK -103 (see 6.6 herein).
- $2/V_{IL}$ minimum = -3.0 V for pulse width less than 20 ns.
- 3/ Maximum junction temperature may be increased to 175°C during burn-in and steady state life.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u> The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturer's approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
- 3.2.4 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-PRF-38535 for classes Q and V. Samples may be pulled any time after seal.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	3

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial test and after any design or process changes which may affect input capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
- d. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ -55°C \leq T _C \leq +125°C	Group A	Device	e Limits		Unit
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ unless otherwise specified	subgroups	types	Min	Max	
Output high voltage	V _{OH}	V_{CC} = 4.5 V, I_{OH} = -4.0 mA, V_{IN} = V_{IH} or V_{IL}	1, 2, 3	All	2.4		V
Output low voltage	V _{OL}	V_{CC} = 4.5 V, I_{OL} = 8.0 mA V_{IN} = V_{IH} or V_{IL}	1, 2, 3	All		0.4	V
Input high voltage	V _{IH} <u>3</u> /		1, 2, 3	All	2.2		V
Input low voltage	V _{IL} <u>3</u> /		1, 2, 3	All		0.8	V
Input leakage current	I _{IX}	V _{IN} = 5.5 V to GND	1, 2, 3	All	-10	10	μА
Output leakage current	I _{OZ}	V _{CC} = 5.5 V V _{OUT} = 5.5 V to GND	1, 2, 3	All	-10	10	μΑ
Operating supply current	I _{CC1}	V _{CC} = 5.5 V, I _{OUT} = 0 mA	1, 2, 3	01,02		140	mA
		$\overline{CE} = V_{IL}, f = f_{MAX} \underline{4}$		03		155	
				04		175	
Standby power supply	I _{CC2}	$V_{CC} = 5.5 \text{ V}, I_{OUT} = 0 \text{ mA}$	1, 2, 3	01,02		50	mA
current, TTL		<u>CE</u> ≥ V _{IH} , f = 0 <u>4</u> /		03		60	
		all other inputs $\leq V_{IL}$ or $\geq V_{IH}$		04		70	
Standby power supply current, CMOS	I _{CC3}	$\overline{CE} \ge (V_{CC} - 0.2 \text{ V}),$ $V_{CC} = 5.5 \text{ V}, f = 0 \underline{4}/$	1, 2, 3	01-03		20	mA
		all other inputs $\leq 0.2 \text{ V}$ or $\geq (\text{V}_{\text{CC}} \text{-} 0.2 \text{ V})$		04		25	
Input capacitance	C _{IN} <u>5</u> /	$V_{IN} = 0.0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{C}, f = 1 \text{ Mhz},$ (see 4.3.1c)	4	All		8	pF
Output capacitance	С _{оит} <u>5</u> /	$V_O = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{C}, f = 1 \text{ Mhz},$ (see 4.3.1c)	4	All		8	pF
Functional tests		See 4.3.1d	7,8A,8B	All			

See footnotes at the end of the table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	5

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ -55°C \leq T _C \leq +125°C	Group A	Device	Lir	nits	Unit
unless otherwis		$4.5~V \leq V_{CC} \leq 5.5~V$ unless otherwise specified	subgroups	types	Min	Max	
Read cycle time	t _{AVAV}	See figures 3 and 4	9,10,11	01	45		ns
				02	35		
				03	25		
				04	20		
Address access time	t _{AVQV}		9,10,11	01		45	ns
				02		35	
				03		25	
				04		20	
Output hold from address change	t _{AVQX}		9,10,11	All	5		ns
Chip enable access time	t_{ELQV}		9,10,11	01		45	ns
				02		35	
				03		25	
				04		20	
Chip enable to output active <u>5</u> / <u>6</u> /	t _{ELQX}		9,10,11	All	5		ns
Chip select to output	t _{EHQZ}		9,10,11	01,02		15	ns
inactive <u>5</u> / <u>6</u> /				03		10	
				04		8	
Output enable to output	t _{OLQV}		9,10,11	01		25	ns
valid				02		20	
				03		12	
				04		10	
Output enable to output active <u>5</u> / <u>6</u> /	t _{OLQX}		9,10,11	All	3		ns
Output enable to output	t _{OHQZ}		9,10,11	01,02		15	ns
inactive <u>5</u> / <u>6</u> /				03		10	
				04		8	

See footnotes at the end of the table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	6

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	$ \begin{array}{c} \text{Conditions} \underline{1}/ \underline{2}/\\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}\\ 4.5 \; \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \; \text{V}\\ \text{unless otherwise specified} \end{array} $	Group A subgroups	Device types	Lin Min	nits Max	Unit
Chip enable to power up <u>5</u> /	t _{ELPU}	See figures 3 and 4	9,10,11	All	0		ns
Chip enable to power	t _{EHPD}		9,10,11	01		45	ns
down <u>5</u> /				02		35	
				03		25	
				04		20	
Write cycle time	t _{AVAV}		9,10,11	01	40		ns
				02	30		
				03	20		
				04	20		
Chip enable to write end	t _{ELWH}		9,10,11	01	35		ns
	t _{ELEH}			02	25		
				03	20		
				04	17		
Address setup to end of	t _{AVWH}		9,10,11	01	35		ns
write	t _{AVEH}			02	25		
				03	20		
				04	17		
Address hold from write	t_{WHAX}		9,10,11	All	0		ns
end	t _{EHAX}						
Address setup to write	t _{AVWL}		9,10,11	All	0		ns
start	t _{AVEL}						

See footnotes at the end of the table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	7

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V	Group A	Device	Lin	nits	Unit
	unless otherwise specified	subgroups	types	Min	Max		
Write enable pulse width	t _{WLWH}	See figures 3 and 4	9,10,11	01	35		ns
	t _{WLEH}			02	25		
				03	20		
				04	17		
Data setup to write end	t _{DVWH}		9,10,11	01	20		ns
	t _{DVEH}			02	15		
				03	13		
				04	10		
Data hold from write end	t_{WHDX}		9,10,11	All	0		ns
	t _{EHDX}						
Write enable high to	t_{WHQX}		9,10,11	All	5		ns
output active <u>5</u> / <u>6</u> /							
Write enable low to	t_{WLQX}		9,10,11	01		15	ns
output inactive 5/6/				02		10	
				03,04		7	

- 1/ AC tests are performed with input rise and fall times of 5 ns or less, timing references levels of 1.5 V, input pulse levels of 0 to 3.0 V, and the output load in figure 3, circuit A.
- $\underline{2}$ / \overline{CE}_1 and \overline{CE}_2 are represented by \overline{CE} in table I.
- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- $\frac{1}{4}$ At f = f_{MAX}, address and data inputs are cycling at the maximum frequency of $1/t_{AVAV}$.
- 5/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- 6/ Transition is measured at steady state high level -500 mV or steady state low level +500 mV on the output from 1.5 V level on the input with the load in figure 3, circuit B.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8


Device types	All
Case outlines	X, Y, Z, U
Terminal number	Terminal Symbol
1	Α
2	Α
3	Α
4	Α
5	Α
6	Α
7	Α
8	Α
9	Α
10	I ₀
11	I ₁
12	Œ ₁
13	ŌĒ
14	GND
15	CE ₂
16	WE
17	O ₀
18	O ₁
19	O_2
20	O ₃
21	I_2
22	I_3
23	Α
24	Α
25	Α
26	Α
27	Α
28	V _{CC}

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	9

Œ ₁	Œ ₂	WE	ŌE	Mode	D _{OUT}	Power
Н	Х	Х	Х	Not selected	High Z	Standby
Х	Н	Х	Х	Not selected	High Z	Standby
L	L	L	Х	Write	High Z	Active
L	L	Н	L	Read	D _{OUT}	Active
L	L	Н	Н	Output disable	High Z	Active

FIGURE 2. Truth table.



NOTE: Capacitance values include scope and jig capacitance.


AC test conditions

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V


FIGURE 3. Output load circuit and test conditions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	10

READ CYCLE NUMBER 1



READ CYCLE NUMBER 2




Notes on read operation:

- 1. $\overline{\text{WE}}$ is high for read cycles.
- 2. For read cycle number 1, device is continuously selected, \overline{CE} , \overline{OE} = V_{IL} .
- 3. For read cycle number 2, addresses are valid prior to or coincident with $\overline{\text{CE}}$ transition low.


FIGURE 4. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	11

WRITE CYCLE NUMBER 1 (WE CONTROLLED)



WRITE CYCLE NUMBER 2 (CE CONTROLLED)



Notes on write operation:

- 1. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transitions.
- 2. If $\overline{\text{CE}}$ switches low coincident with or after $\overline{\text{WE}}$ switches low, the outputs will stay in a high impedance state.
- 3. If $\overline{\text{CE}}$ switches high coincident with or before $\overline{\text{WE}}$ switches high, the outputs will stay in a high impedance state.
- 4. A write occurs during the overlap of $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	12

TABLE II. Electrical test requirements.				
MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)			
Interim electrical parameters (method 5004)				
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11			
Group A test requirements (method 5005)	1, 2, 3, 4**, 7***, (8A, 8B)***, 9, 10, 11			
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8A, 8B			

- * PDA applies to subgroup 1 and 7.
- ** For subgroup see 4.3.1c.
- *** For subgroups 7, 8A and 8B, see 4.3.1d.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
- (1) Test condition D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- (2) $T_A = +125^{\circ}C$, minimum.
- (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone 614-692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89712
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-06-05

Approved sources of supply for SMD 5962-89712 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit <u>1/</u> drawing PIN	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8971201XA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-45DMB IDT71982S45DB P4C1982-45CMB
5962-8971201YA	0C7V7 3DTT2	CY7C162A-45KMB P4C1982-45FMB
5962-8971201UA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-45LMB IDT71982S45LB P4C1982-45LMB
5962-8971201ZA	0C7V7 3DTT2	CY7C162A-45LMB P4C1982-45LMB
5962-8971202XA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-35DMB IDT71982S35DB P4C1982-35CMB
5962-8971202YA	0C7V7 3DTT2	CY7C162A-35KMB P4C1982-35FMB
5962-8971202UA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-35LMB IDT71982S35LB P4C1982-35LMB
5962-8971202ZA	0C7V7 3DTT2	CY7C162A-35LMB P4C1982-35LMB
5962-8971203XA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-25DMB IDT71982S25DB P4C1982-25CMB
5962-8971203YA	0C7V7 3DTT2	CY7C162A-25KMB P4C1982-25FMB
5962-8971203UA	0C7V7 <u>3/</u> 3DTT2	CY7C162A-25LMB IDT71982S25LB P4C1982-25LMB
5962-8971203ZA	0C7V7 3DTT2	CY7C162A-25LMB P4C1982-25LMB
5962-8971204XA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-20DMB IDT71982S20DB P4C1982-20CMB
5962-8971204YA	0C7V7 3DTT2	CY7C162A-20KMB P4C1982-20FMB
5962-8971204UA	0C7V7 <u>3</u> / 3DTT2	CY7C162A-20LMB IDT71982S20LB P4C1982-20LMB
5962-8971204ZA	0C7V7 3DTT2	CY7C162A-20LMB P4C1982-20LMB

STANDARD MICROCIRCUIT DRAWING BULLETIN - continued.

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
numberVendor name
and address0C7V7QP Semiconductor
2945 Oakmead Village Ct.
Santa Clara, CA 95051-08123DTT2Pyramid Semiconductor Corporation
1340 Bordeaux Drive
Sunnyvale, CA 94089 - 1005

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.