

Features

- PLL transmitter IC with single-ended output
- High output power (6dBm) at 8.1mA (315MHz) and 8.5mA (433MHz) typical values
- Divide by 24 (Atmel® ATA5756) and 32 (Atmel ATA5757) blocks for 13MHz crystal frequencies and for Low XTO start-up times
- Modulation scheme ASK/FSK with internal FSK switch
- Up to 20kBaud manchester coding, up to 40kBaud NRZ coding
- Power-down idle and power-up modes to adjust corresponding current consumption through ASK/FSK/enable input pins
- ENABLE input for parallel usage of controlling pins in a 3-wire bus system
- CLK output switches ON if the crystal current amplitude has reached 35% to 80% of its final value
- Crystal oscillator time until CLK output is activated, typically 0.6ms
- Supply voltage 2.0V to 3.6V in operation temperature range of –40°C to +125°C
- ESD protection at all pins (4kV HBM)
- Small package TSSOP10


Benefits

- Low parasitic FSK switch integrated
- Very short and reproducible time to transmit typically < 0.85ms
- 13.125MHz/13.56MHz crystals give opportunity for small package sizes

1. Description

The Atmel® ATA5756/ATA5757 is a PLL transmitter IC which has been developed for the demands of RF low-cost transmission systems at data rates up to 20kBaud Manchester coding and 40kBaud NRZ coding. The transmitting frequency range is 313MHz to 317MHz (Atmel ATA5756) and 432MHz to 448MHz (Atmel ATA5757), respectively. It can be used in both FSK and ASK systems. Due to its shortened crystal oscillator settling time it is well suited for Tire Pressure Monitoring (TPM) and for Passive Entry Go applications.

Figure 1-1. System Block Diagram



2. Pin Configuration

Figure 2-1. Pinning TSSOP10





Table 2-1. Pin Description

| Pin | Symbol | Function | Configuration |
|-----|--------|--|---------------|
| 1 | CLK | <p>Clock output signal for the microcontroller.</p> <p>The clock output frequency is set by the crystal to $f_{XTAL}/8$.</p> <p>The CLK output stays Low in power-down mode and after enabling of the PLL.</p> <p>The CLK output switches on if the oscillation amplitude of the crystal has reached a certain level.</p> | |
| 2 | ASK | <p>Switches on the power amplifier for ASK modulation and enables the PLL and XTO if the ENABLE pin is open</p> | |
| 3 | FSK | <p>Switches off the FSK switch (switch has high Z if signal at pin FSK is High) and enables the PLL and the XTO if the ENABLE pin is open</p> | |

Table 2-1. Pin Description (Continued)

| Pin | Symbol | Function | Configuration |
|-----|--------|--|---|
| 4 | ANT2 | Emitter of antenna output stage | |
| 5 | ANT1 | Open collector antenna output | |
| 6 | XTO2 | Diode switch, used for FSK modulation | <p>(FSK < 0.25V) and (ENABLE > 1.7V)</p> |
| 7 | XTO1 | Connection for crystal | |
| 8 | VS | Supply voltage | See ESD protection circuitry (see Figure 4-9 on page 14) |
| 9 | GND | Ground | See ESD protection circuitry (see Figure 4-9 on page 14) |
| 10 | ENABLE | <p>ENABLE input</p> <p>If ENABLE is connected to GND and the ASK or FSK pin is High, the device stays in idle mode. In normal operation ENABLE is left open and ASK or FSK is used to enable the device.</p> | <p>(FSK > 1.7V) or (ASK > 1.7V)</p> |

Figure 2-2. Block Diagram



3. General Description

This fully integrated PLL transmitter allows the design of simple, low-cost RF miniature transmitters for TPM and RKE applications. The VCO is locked to $24 \times f_{XTAL}/32 \times f_{XTAL}$ for Atmel® ATA5756/ATA5757. Thus, a 13.125MHz/13.56MHz crystal is needed for a 315MHz/433.92MHz transmitter. All other PLL and VCO peripheral elements are integrated.

The XTO is a series resonance (current mode) oscillator. Only one capacitor and a crystal connected in series to GND are needed as external elements in an ASK system. The internal FSK switch, together with a second capacitor, can be used for FSK modulation. The crystal oscillator needs typically 0.6 ms until the CLK output is activated if a crystal as defined in the electrical characteristics is used (e.g., TPM crystal). For most crystals used in RKE systems, a shorter time will result.

The CLK output is switched on if the amplitude of the current flowing through the crystal has reached 35% to 80% of its final value. This is synchronized with the 1.64/1.69MHz CLK output. As a result, the first period of the CLK output is always a full period. The PLL is then locked <250µs after CLK output activation. This means an additional wait time of $\geq 250\mu s$ is necessary before the PA can be switched on and the data transmission can start. This results in a significantly lower time of about 0.85ms between enabling the Atmel ATA5756/ATA5757 and the beginning of the data transmission which saves battery power especially in tire pressure monitoring systems.

The power amplifier is an open-collector output delivering a current pulse which is nearly independent from the load impedance and can therefore be controlled via the connected load impedance.

This output configuration enables a simple matching to any kind of antenna or to 50Ω. A high power efficiency for the power amplifier results if an optimized load impedance of $Z_{Load, opt} = 380\Omega + j340\Omega$ (Atmel ATA5756) at 315MHz and $Z_{Load, opt} = 280\Omega + j310\Omega$ (Atmel ATA5757) at 433.92MHz is used at the 3-V supply voltage.

4. Functional Description

If ASK = Low, FSK = Low and ENABLE = open or Low, the circuit is in power-down mode consuming only a very small amount of current so that a lithium cell used as power supply can work for many years.

If the ENABLE pin is left open, ENABLE is the logical OR operation of the ASK and FSK input pins. This means, the IC can be switched on by either the FSK or the ASK input.

If the ENABLE pin is Low and ASK or FSK are High, the IC is in idle mode where the PLL, XTO and power amplifier are off and the microcontroller ports controlling the ASK and FSK inputs can be used to control other devices. This can help to save ports on the microcontroller in systems where other devices with 3-wire interface are used.

With FSK = High and ASK = Low and ENABLE = open or High, the PLL and the XTO are switched on and the power amplifier is off. When the amplitude of the current through the crystal has reached 35% to 80% of its final amplitude, the CLK driver is automatically activated. The CLK output stays Low until the CLK driver has been activated. The driver is activated synchronously with the CLK output frequency, hence, the first pulse on the CLK output is a complete period. The PLL is then locked within <250µs after the CLK driver has been activated, and the transmitter is then ready for data transmission.

With ASK = High the power amplifier is switched on. This is used to perform the ASK modulation. During ASK modulation the IC is enabled with the FSK or the ENABLE pin.

With FSK = Low the switch at pin XTO2 is closed, with FSK = High the switch is open. To achieve a faster start-up of the crystal oscillator, the FSK pin should be High during start-up of the XTO because the series resistance of the resonator seen from pin XTO1 is lower if the switch is off.

The different modes of the Atmel® ATA5756/ATA5757 are listed in [Table 4-1](#), the corresponding current consumption values can be found in the table [“Electrical Characteristics” on page 14](#).

Table 4-1. ATA5756/ATA5757 Modes


| ASK Pin | FSK Pin | ENABLE Pin | Mode |
|----------|----------|------------|-------------------------------------|
| Low | Low | Low/open | Power-down mode, FSK switch High Z |
| Low | Low | High | Power-up, PA off, FSK switch Low Z |
| Low | High | High/open | Power-up, PA off, FSK switch High Z |
| High | Low | High/open | Power-up, PA on, FSK switch Low Z |
| High | High | High/open | Power-up, PA on, FSK switch High Z |
| Low/High | High | Low | Idle mode, FSK switch High Z |
| High | Low/High | Low | Idle mode, FSK switch High Z |

4.1 Transmission with ENABLE = open

4.1.1 ASK Mode

The Atmel® ATA5756/ATA5757 is activated by ENABLE = open, FSK = High, ASK = Low. The microcontroller is then switched to external clocking. After typically 0.6ms, the CLK driver is activated automatically (i.e., the microcontroller waits until the XTO and CLK are ready). After another time period of $\leq 50\mu\text{s}$, the PLL is locked and ready to transmit. The output power can then be modulated by means of pin ASK. After transmission, ASK is switched to Low and the microcontroller returns back to internal clocking. Then, the Atmel ATA5756/ATA5757 is switched to power-down mode with FSK = Low.


Figure 4-1. Timing ASK Mode with ENABLE not Connected to the Microcontroller



4.1.2 FSK Mode

The Atmel ATA5756/ATA5757 is activated by FSK = High, ASK = Low. The microcontroller is then switched to external clocking. After typically 0.6ms, the CLK driver is activated automatically (i.e., the microcontroller waits until the XTO and CLK are ready). After another time period of $\leq 50\mu\text{s}$, the PLL is locked and ready to transmit. The power amplifier is switched on with ASK = H. The Atmel ATA5756/ATA5757 is then ready for FSK modulation. The microcontroller starts to switch on and off the capacitor between the crystal load capacitor and GND by means of pin FSK, thus, changing the reference frequency of the PLL. If FSK = L the output frequency is lower, if FSK = H output frequency is higher. After transmission, FSK stays High and ASK is switched to Low and the microcontroller returns back to internal clocking. Then, the Atmel ATA5756/ATA5757 is switched to power-down mode with FSK = Low.

Figure 4-2. Timing FSK Mode with ENABLE not Connected to the Microcontroller




4.2 Transmission with ENABLE = High

4.2.1 FSK Mode

The Atmel® ATA5756/ATA5757 is activated by ENABLE = High, FSK = High and ASK = Low. The microcontroller is then switched to external clocking. After typically 0.6ms, the CLK driver is activated automatically (i.e., the microcontroller waits until the XTO and CLK are ready). After another time period of $\leq 50\mu\text{s}$, the PLL is locked and ready to transmit. The power amplifier is switched on with ASK = H. The Atmel ATA5756/ATA5757 is then ready for FSK modulation. The microcontroller starts to switch on and off the capacitor between the crystal load capacitor and GND by means of pin FSK, thus, changing the reference frequency of the PLL. If FSK = L the output frequency is lower, if FSK = H output frequency is higher. After transmission, ASK is switched to Low and the microcontroller returns back to internal clocking. Then, the Atmel ATA5756/ATA5757 is switched to power-down mode with ENABLE = Low and FSK = Low.


Figure 4-3. Timing FSK Mode with ENABLE Connected to the Microcontroller



4.2.2 ASK Mode

The Atmel® ATA5756/ATA5757 is activated by ENABLE = High, FSK = High and ASK = Low. After activation the microcontroller is switched to external clocking. After typically 0.6ms, the CLK driver is activated automatically (the microcontroller waits until the XTO and CLK are ready). After another time period of $\leq 50\mu\text{s}$, the PLL is locked and ready to transmit. The output power can then be modulated by means of pin ASK. After transmission, ASK is switched to Low and the microcontroller returns back to internal clocking. Then, the Atmel ATA5756/ATA5757 is switched to power-down mode with ENABLE = Low and FSK = Low.


Figure 4-4. Timing ASK Mode with ENABLE Connected to the Microcontroller



4.3 Accuracy of Frequency Deviation

The accuracy of the frequency deviation using the XTAL pulling method is about $\pm 20\%$ if the following tolerances are considered. One important aspect is that the values of C_0 and C_M of typical crystals are strongly correlated which reduces the tolerance of the frequency deviation.

Figure 4-5. Tolerances of Frequency Modulation



Using a crystal with a motional capacitance of $C_M = 4.37\text{fF} \pm 15\%$, a nominal load capacitance of $C_{L\text{NOM}} = 18\text{pF}$ and a parallel capacitance of $C_0 = 1.30\text{pF}$ correlated with C_M results in $C_0 = 297 \times C_M$ (the correlation has a tolerance of 10%, so $C_0 = 267$ to $326 \times C_M$). If using the internal FSK switch with $C_{\text{Switch}} = 0.9\text{pF} \pm 20\%$ and estimated parasites of $C_{\text{Stray}} = 0.7\text{pF} \pm 10\%$, the resulting C_4 and C_5 values are $C_4 = 10\text{pF} \pm 1\%$ and $C_5 = 15\text{pF} \pm 1\%$ for a nominal frequency deviation of $\pm 19.3\text{kHz}$ with worst case tolerances of $\pm 15.8\text{kHz}$ to $\pm 23.2\text{kHz}$.

4.4 Accuracy of the Center Frequency

The imaginary part of the impedance in large signal steady state oscillation IM_{XTO} , seen into the pin 7 (XTO1), causes some additional frequency tolerances, due to pulling of the XTO oscillation frequency. These tolerances have to be added to the tolerances of the crystal itself (adjustment tolerance, temperature stability and ageing) and the influence to the center frequency due to tolerances of C_4 , C_5 , C_{Switch} and C_{Stray} . The nominal value of $\text{IM}_{\text{XTO}} = 110\Omega$, C_{Switch} and C_{Stray} should be absorbed into the C_4 and C_5 values by using a crystal with known frequency and choosing C_4 and C_5 , so that the XTO center frequency equals the crystal frequency, and the frequency deviation is as expected. Then, from the nominal value, the IM_{XTO} has $\pm 90\Omega$ tolerances, using the pulling formula $P = -\text{IM}_{\text{XTO}} \times C_M \times \pi \times f_{\text{XTO}}$ with $f_{\text{XTO}} = 13.56\text{MHz}$ and $C_M = 4.4\text{fF}$ an additional frequency tolerance of $P = \pm 16.86\text{ppm}$ results. If using crystals with other C_M the additional frequency tolerance can be calculated in the same way. For example, a lower $C_M = 3.1\text{fF}$ will reduce the frequency tolerance to 11.87ppm , where a higher $C_M = 5.5\text{fF}$ increases the tolerance to 21.07ppm .

4.5 CLK Output

An output CLK signal of 1.64MHz (Atmel® ATA5756 operating at 315MHz) and 1.69MHz (Atmel ATA5757 operating at 433.92MHz) is provided for a connected microcontroller. The delivered signal is CMOS-compatible with a High and Low time of $>125\text{ns}$ if the load capacitance is lower than 20pF . The CLK output is Low in power-down mode due to an internal pull-down resistor. After enabling the PLL and XTO the signal stays Low until the amplitude of the crystal oscillator has reached 35% to 80% of its amplitude. Then, the CLK output is activated synchronously with its output signal so that the first period of the CLK output signal is a full period.

4.5.1 Clock Pulse Take-over by Microcontroller

The clock of the crystal oscillator can be used for clocking the microcontroller. Atmel's ATARx9x microcontroller family provides the special feature of starting with an integrated RC oscillator to switch on the Atmel ATA5756/ATA5757's external clocking and to wait automatically until the CLK output of the Atmel ATA5756/ATA5757 is activated. After a time period of $250\mu\text{s}$ the message can be sent with crystal accuracy.

4.5.2 Output Matching and Power Setting

The output power is set by the load impedance of the antenna. The maximum output power is achieved with a load impedance of $Z_{\text{Load, opt}} = 380\Omega + j340\Omega$ (Atmel ATA5756) at 315MHz and $Z_{\text{Load, opt}} = 280\Omega + j310\Omega$ (Atmel ATA5757) at 433.92MHz. A low resistive path to V_S is required to deliver the DC current (see [Figure 4-6 on page 10](#)).

The power amplifier delivers a current pulse and the maximum output power is delivered to a resistive load if the 0.66pF output capacitance of the power amplifier is compensated by the load impedance.

At the ANT1 pin, the RF output amplitude is about $V_S - 0.5V$.

The load impedance is defined as the impedance seen from the Atmel ATA5756's ANT1, ANT2 into the matching network. Do not mix up this large-signal load impedance with a small-signal input impedance delivered as an input characteristic of RF amplifiers.


The latter is measured from the application into the IC instead of from the IC into the application for a power amplifier.

The 0.66pF output capacitance absorbed into the load impedance a real impedance of 684 Ω (Atmel ATA5756) at 315MHz and 623 Ω (Atmel ATA5757) at 433.92MHz should be measured with a network analyses at pin 5 (ANT1) with the Atmel ATA5756/ATA5757 soldered, an optimized antenna connected and the power amplifier switched off.

Less output power is achieved by lowering the real parallel part where the parallel imaginary part should be kept constant. Lowering the real part of the load impedance also reduces the supply voltage dependency of the output power.

Output power measurement can be done with the circuit as shown in [Figure 4-6](#). Please note that the component values must be changed to compensate the individual board parasitics until the Atmel ATA5756/ATA5757 has the right load impedance. Also, the damping of the cable used to measure the output power must be calibrated.

Figure 4-6. Output Power Measurement Atmel ATA5756/ATA5757



[Table 4-2](#) and [Table 4-3](#) show the output power and the supply current versus temperature and supply voltage.

Table 4-2. Output Power and Supply Current versus Temperature and Supply Voltage for the Atmel ATA5756 with $Z_{\text{Load}} = 380\Omega + j340\Omega$ (Correlation Tested)

| Ambient Temperature | $V_S = 2.0V$ (dBm/mA) | $V_S = 3.0V$ (dBm/mA) | $V_S = 3.6V$ (dBm/mA) |
|---------------------------------------|--------------------------|--------------------------|--------------------------|
| $T_{\text{amb}} = -40^\circ\text{C}$ | $3.1 \pm 1.5/7.2$ | $6.1 +2/-3/7.7$ | $7.1 +2/-3/7.9$ |
| $T_{\text{amb}} = +25^\circ\text{C}$ | $3.0 \pm 1.5/7.5$ | $6.0 \pm 2/8.1$ | $7.4 \pm 2/8.3$ |
| $T_{\text{amb}} = +85^\circ\text{C}$ | $3.0 \pm 1.5/7.5$ | $5.8 +2/-3/8.2$ | $7.2 +2/-3/8.5$ |
| $T_{\text{amb}} = +125^\circ\text{C}$ | $2.5 \pm 1.5/7.6$ | $5.5 +2/-3/8.2$ | $6.5 +2/-3/8.5$ |

Table 4-3. Output Power and Supply Current versus Temperature and Supply Voltage for the Atmel ATA5757 with $Z_{Load} = 280\Omega + j310\Omega$ (Correlation Tested)

| Ambient Temperature | $V_S = 2.0\text{ V}$ (dBm/mA) | $V_S = 3.0\text{ V}$ (dBm/mA) | $V_S = 3.6\text{ V}$ (dBm/mA) |
|--------------------------------|----------------------------------|----------------------------------|----------------------------------|
| $T_{amb} = -40^\circ\text{C}$ | $3.3 \pm 1.5/7.6$ | $6.2 +2/-3/8.1$ | $7.1 +2/-3/8.4$ |
| $T_{amb} = +25^\circ\text{C}$ | $3.0 \pm 1.5/8.0$ | $6.0 \pm 2/8.5$ | $7.5 \pm 2/8.8$ |
| $T_{amb} = +85^\circ\text{C}$ | $2.8 \pm 1.5/8.0$ | $5.7 +2/-3/8.6$ | $6.8 +2/-3/8.8$ |
| $T_{amb} = +125^\circ\text{C}$ | $2.7 \pm 1.5/8.1$ | $5.5 +2/-3/8.7$ | $6.6 +2/-3/8.9$ |

4.6 Application Circuits

For the supply voltage blocking capacitor C_3 , a value of 68nF/X7R is recommended (see [Figure 4-7 on page 12](#) and [Figure 4-8 on page 13](#)). C_1 and C_2 are used to match the loop antenna to the power amplifier. For C_2 , two capacitors in series should be used to achieve a better tolerance value and to enable it to realize $Z_{Load,opt}$ by using capacitors with standard values.

Together with the pins of Atmel ATA5756 and the PCB board wires, C_1 forms a series resonance loop that suppresses the 1st harmonic, hence the position of C_1 on the PCB is important. Normally, the best suppression is achieved when C_1 is placed as close as possible to the pins ANT1 and ANT2.

The loop antenna should not exceed a width of 1.5mm, otherwise the Q-factor of the loop antenna is too high.

L_1 (50nH to 100nH) can be printed on the PCB. C_4 should be selected so that the XTO runs on the load resonance frequency of the crystal. Normally, a value of 10pF results in a 12pF load-capacitance crystal due to the board parasitic capacitances and the inductive impedance of the XTO1 pin.

Figure 4-7. ASK Application Circuit




Figure 4-8. FSK Application Circuit





Figure 4-9. ESD Protection Circuit



5. Absolute Maximum Ratings

| Parameters | Symbol | Minimum | Maximum | Unit |
|---|--------------|---------|---------------------|------|
| Supply voltage | V_S | | 5 | V |
| Power dissipation | P_{tot} | | 100 | mW |
| Junction temperature | T_j | | 150 | °C |
| Storage temperature | T_{stg} | -55 | 125 | °C |
| Ambient temperature | T_{amb1} | -55 | 125 | °C |
| Ambient temperature in power-down mode for 15 minutes without damage with $V_S \leq 3.2V$ $V_{ENABLE} < 0.25V$ or ENABLE is open, $V_{ASK} < 0.25V$, $V_{FSK} < 0.25V$ | T_{amb2} | | 175 | °C |
| Input voltage | V_{maxASK} | -0.3 | $(V_S + 0.3)^{(1)}$ | V |

Note: 1. If $V_S + 0.3$ is higher than 3.7V, the maximum voltage will be reduced to 3.7V.

6. Thermal Resistance

| Parameters | Symbol | Value | Unit |
|------------------|------------|-------|------|
| Junction ambient | R_{thJA} | 170 | K/W |

7. Electrical Characteristics

$V_S = 2.0V$ to $3.6V$, $T_{amb} = -40^\circ C$ to $+125^\circ C$ unless otherwise specified.

Typical values are given at $V_S = 3.0V$ and $T_{amb} = 25^\circ C$. All parameters are referred to GND (Pin 9).

$C_M = 4.37fF$, $C_0 = 1.3pF$, $C_{LNOM} = 18pF$, $C_4 = 10pF$, $C_5 = 15pF$ and $R_S \leq 60\Omega$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
|---|---|---------------|------|------|---------------------|----------------|
| Supply current, power-down mode | $V_{ENABLE} < 0.25V$ or ENABLE is open, $V_{ASK} < 0.25V$, $V_{FSK} < 0.25V$ $T_{amb} = 25^\circ C$ $T_{amb} = -40^\circ C$ to $+85^\circ C$ $T_{amb} = -40^\circ C$ to $+125^\circ C$ | I_{S_Off} | | 1 | 100 350 7,000 | nA nA nA |
| Supply current, idle mode | $V_{ENABLE} < 0.25V$, $V_S \leq 3.2V$ ASK, FSK can be Low or High | I_{S_IDLE} | | | 100 | μA |
| Supply current, power-up, PA off, FSK switch High Z | $V_S \leq 3.2V$, $V_{FSK} > 1.7V$, $V_{ASK} < 0.25V$ ENABLE is open | I_S | | 3.6 | 4.6 | mA |

7. Electrical Characteristics (Continued)

$V_S = 2.0V$ to $3.6V$, $T_{amb} = -40^{\circ}C$ to $+125^{\circ}C$ unless otherwise specified.

Typical values are given at $V_S = 3.0V$ and $T_{amb} = 25^{\circ}C$. All parameters are referred to GND (Pin 9).

$C_M = 4.37fF$, $C_0 = 1.3pF$, $C_{LNOM} = 18pF$, $C_4 = 10pF$, $C_5 = 15pF$ and $R_S \leq 60\Omega$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
|--|---|--------------------|----------------|--------------------------|----------------|------------|
| Supply current, power-up, PA on, FSK switch High Z | $V_S \leq 3.2V$, $C_{CLK} \leq 10pF$ $V_{FSK} > 1.7V$, $V_{ASK} > 1.7V$ ENABLE is open ATA5756 ATA5757 | $I_{S_Transmit1}$ | | 8.1 8.5 | 9.8 10.5 | mA mA |
| Supply current, power-up, PA on, FSK Low Z | $V_S \leq 3.2V$, $C_{CLK} \leq 10pF$ $V_{FSK} < 0.25V$, $V_{ASK} > 1.7V$ ENABLE is open Atmel ATA5756 Atmel ATA5757 | $I_{S_Transmit2}$ | | 8.4 8.8 | 10.2 11.0 | mA mA |
| Output power | $V_S = 3.0V$, $T_{amb} = 25^{\circ}C$, $f = 315MHz$ for Atmel ATA5756, $Z_{Load, opt} = (380 + j340)\Omega$ $f = 433.92MHz$ for Atmel ATA5757, $Z_{Load, opt} = (280 + j310)\Omega$ | P_{Out} | 4 | 6 | 8 | dBm |
| Output power for the full temperature and supply voltage range | $T_{amb} = -40^{\circ}C$ to $+125^{\circ}C$, $V_S = 2.0V$ to $3.2V$ | P_{Out} | 1 | | 8.2 | dBm |
| Spurious emission | $f_{CLK} = f_{XTO}/8$ Load capacitance at pin CLK $\leq 20pF$ $f_0 \pm f_{CLK}$ $f_0 \pm f_{XTO}$ other spurious are lower | Spour | | -42 -60 | | dBc |
| Harmonics | With 50Ω matching network according to Figure 4-6 on page 10 2nd 3rd | | | -16 -15 | | dBc dBc |
| Oscillator frequency XTO (= phase comparator frequency) | $f_{XTO} = f_0/24$ Atmel ATA5756 $f_{XTO} = f_0/32$ Atmel ATA5757 f_{XTAL} = resonant frequency of the XTAL, $C_M = 4.37fF$, load capacitance selected accordingly $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ $T_{amb} = -40^{\circ}C$ to $+125^{\circ}C$ | Δf_{XTO} | -14.0 -17.5 | f_{XTAL} f_{XTAL} | +14.0 +17.5 | ppm ppm |
| Imaginary part of XTO1 Impedance in steady state oscillation | Since pulling P is $P = -IM_{XTO} \times C_M \times \pi \times f_{XTO}$ Δf_{XTO} can be calculated out of IM_{XTO} with $C_M = 4.37fF$ | IM_{XTO} | j20 | j110 | j200 | Ω |
| Real part of XTO1 impedance in small signal oscillation | This value is important for crystal oscillator start-up | RE_{XTO} | -650 | -1100 | | Ω |
| Crystal oscillator start-up time | Time between ENABLE of the IC with FSK = H and activation of the CLK output. The CLK is activated synchronously to the output frequency if the current through the XTAL has reached 35% to 80% of its maximum amplitude. Crystal parameters: $C_M = 4.37fF$, $C_0 = 1.3pF$, $C_{LNOM} = 18pF$, $C_4 = 10pF$, $C_5 = 15pF$, $R_S \leq 60\Omega$ | ΔT_{XTO} | | 0.6 | 1.4 | ms |

7. Electrical Characteristics (Continued)

$V_S = 2.0V$ to $3.6V$, $T_{amb} = -40^{\circ}C$ to $+125^{\circ}C$ unless otherwise specified.

Typical values are given at $V_S = 3.0V$ and $T_{amb} = 25^{\circ}C$. All parameters are referred to GND (Pin 9).



$C_M = 4.37fF$, $C_0 = 1.3pF$, $C_{LNOM} = 18pF$, $C_4 = 10pF$, $C_5 = 15pF$ and $R_S \leq 60\Omega$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
|---|---|------------------|------|------------------------|-------|--------------|
| XTO drive current | Current flowing through the crystal in steady state oscillation (peak-to-peak value) | I_{DXT0} | | 300 | | μA_{pp} |
| Locking time of the PLL | Time between the activation of CLK and when the PLL is locked (transmitter ready for data transmission) | ΔT_{PLL} | | | 250 | μs |
| PLL loop bandwidth | | f_{Loop_PLL} | | 250 | | kHz |
| In loop phase noise PLL | 25kHz distance to carrier | L_{PLL} | | -85 | -76 | dBc/Hz |
| Phase noise VCO | at 1MHz | L_{at1M} | | -90 | -84 | dBc/Hz |
| | at 36MHz | L_{at36M} | | -121 | -115 | dBc/Hz |
| Frequency range of VCO | Atmel ATA5756 | f_{VCO} | 310 | | 317 | MHz |
| | Atmel ATA5757 | | 432 | | 448 | MHz |
| Clock output frequency (CMOS microcontroller compatible) | Atmel ATA5756 Atmel ATA5757 | f_{CLK} | | $f_0/192$ $f_0/256$ | | MHz |
| Clock output minimum High and Low time | $C_{Load} \leq 20pF$, High = $0.8 \times V_S$, Low = $0.2 \times V_S$, $f_{CLK} < 1.7MHz$ | T_{CLKLH} | 125 | | | ns |
| Series resonance resistance of the resonator seen from pin XTO1 | For proper detection of the XTO amplitude | R_{s_max} | | | 150 | Ω |
| Capacitive load at Pin XTO1 | | C_{L_max} | | | 5 | pF |
| FSK modulation frequency rate | This corresponds to 20kBaud in Manchester coding and 40kBaud in NRZ coding | f_{MOD_FSK} | 0 | | 20 | kHz |
| FSK switch OFF resistance | High Z | R_{SWIT_OFF} | 50 | | | k Ω |
| FSK switch OFF capacitance | High Z capacitance | C_{SWIT_OFF} | 0.75 | 0.9 | 1.1 | pF |
| FSK switch ON resistance | Low Z | R_{SWIT_ON} | | 130 | 175 | Ω |
| ASK modulation frequency rate | Duty cycle of the modulation signal = 50%, this corresponds to 20kBaud in Manchester coding and 40kBaud in NRZ coding | f_{MOD_ASK} | 0 | | 20 | kHz |
| ASK input | Low level input voltage | V_{ll} | | | 0.25 | V |
| | High level input voltage | V_{lh} | 1.7 | | V_S | V |
| | Input current high | I_{lh} | | | 30 | μA |
| FSK input | Low level input voltage | V_{ll} | | | 0.25 | V |
| | High level input voltage | V_{lh} | 1.7 | | V_S | V |
| | Input current high | I_{lh} | | | 30 | μA |
| ENABLE input | Low level input voltage | V_{ll} | | | 0.25 | V |
| | High level input voltage | V_{lh} | 1.7 | | V_S | V |
| | Input current high | I_{lhh} | -40 | | 40 | μA |
| | Input current low | I_{lll} | -40 | | 40 | μA |

8. Ordering Information

| Extended Type Number | Package | Remarks |
|----------------------|---------|---------|
| ATA5756C-6DQY | TSSOP10 | Pb-free |
| ATA5757C-6DQY | TSSOP10 | Pb-free |

9. Package Information TSSOP10



technical drawings
according to DIN
specifications

Dimensions in mm

Not indicated tolerances ± 0.05

09/16/05

| | | | | |
|--|--|------------|--------------------|-------------|
| Package Drawing Contact: packagedrawings@atmel.com | TITLE Package: TSSOP (acc. to JEDEC Standard MO-187) | GPC | DRAWING NO. | REV. |
| | | | 6.543-5095.01-4 | 3 |

10. Revision History

| Revision No. | History |
|-----------------|--|
| 4702L-RKE-03/14 | <ul style="list-style-type: none">• Put datasheet in the latest template |
| 4702K-RKE-11/12 | <ul style="list-style-type: none">• Section 8 "Ordering Information" on page 17 updated |
| 4702J-RKE-07/08 | <ul style="list-style-type: none">• Put datasheet in the latest template• Page1: Pb-free logo deleted• Page 18: Ordering information updated |
| 4702I-RKE-11/05 | <ul style="list-style-type: none">• Put datasheet in the latest template• First page: Pb-free logo added• Page 18: Ordering information and package drawing updated |
| 4702H-RKE-09/04 | <ul style="list-style-type: none">• Electrical Characteristics table, page 15, row "Output power for the full...". -> maximum value updated |
| 4702G-RKE-08/04 | <ul style="list-style-type: none">• Electrical Characteristics table, page 15, row "Output power variation...". -> the word "variation" deleted |
| 4702F-RKE-08/04 | <ul style="list-style-type: none">• Preliminary deleted |
| 4702E-RKE-07/04 | <ul style="list-style-type: none">• Abs. Max. Ratings table (page 14): row "Input voltage" added• Abs. Max. Ratings table (page 14): table note 1 added• El. Char. table (page 17): rows "ASK input", "FSK input", "ENABLE input" maximum values updated |

