


SN54HC646, SN54HC648, SN74HC646, SN74HC648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC' . . . JT PACKAGE
SN74HC' . . . DW or NT PACKAGE



description


These devices consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The examples on the following page demonstrate the four fundamental bus-management functions that can be performed with the 'HC646 or 'HC648.

Enable ($\bar{G}$) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable $\bar{G}$ is active (low). In the isolation mode (enable $\bar{G}$ high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54HC' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC' family is characterized for operation from -40°C to 85°C .

FK PACKAGE
(TOP VIEW)



NC—No internal connection

2

HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1982, Texas Instruments Incorporated

2-559

SN54HC646, SN54HC648, SN74HC646, SN74HC648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


2

HCMOS Devices




(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA
TO A OR B

Pin numbers shown are for DW, JT, and NT packages.



SN54HC646, SN54HC648, SN74HC646, SN74HC648 **OCTAL BUS TRANSCEIVERS AND REGISTERS** **WITH 3-STATE OUTPUTS**

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION	
$\bar{G}$	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'HC646	'HC648
X	X	↑	X	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
X	X	X	↑	X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
H	X	H or L	H or L	X	X			Isolation, hold storage	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time $\bar{B}$ Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus	Stored $\bar{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time $\bar{A}$ Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus	Stored $\bar{A}$ Data to B Bus

†The data output functions may be enabled or disabled by various signals at the $\bar{G}$ and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbols‡



‡These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

HCMOS Devices

2


SN54HC646, SN54HC648, SN74HC646, SN74HC648

OCTAL BUS TRANSCEIVERS AND REGISTERS


WITH 3-STATE OUTPUTS

logic diagrams (positive logic)

'HC646



'HC648



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND pins	± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54HC646, SN54HC648, SN74HC646, SN74HC648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54HC646 SN54HC648			SN74HC646 SN74HC648			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			V
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
t_t	Input transition (rise and fall) times	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			ns
T_A	Operating free-air temperature	-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC646 SN54HC648		SN74HC646 SN74HC648		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}		V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9		V
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		V _I = V _{IH} or V _{IL} , I _{OH} = -6 mA	4.5 V	3.98	4.30		3.7		3.84		
		V _I = V _{IH} or V _{IL} , I _{OH} = -7.8 mA	6 V	5.48	5.80		5.2		5.34		
V _{OL}		V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	2 V		0.002	0.1			0.1		V
			4.5 V		0.001	0.1			0.1		
			6 V		0.001	0.1			0.1		
		V _I = V _{IH} or V _{IL} , I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		V _I = V _{IH} or V _{IL} , I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
I _I	Control Inputs	V _I = V _{CC} or 0	6 V		±0.1	±100		±1000		±1000	nA
I _{OZ}	A or B	V _O = V _{CC} or 0	6 V		±0.01	±0.5		±10		±5	μA
I _{CC}		V _I = V _{CC} or 0, I _O = 0	6 V			8		160		80	μA
C _i	Control Inputs		2 to 6 V		3	10		10		10	pF

2

HCMOS Devices



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-563

This Material Copyrighted By Its Respective Manufacturer

SN54HC646, SN54HC648, SN74HC646, SN74HC648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V _{CC}	T _A = 25 °C		SN54HC646 SN54HC648		SN74HC646 SN74HC648		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency	2 V 4.5 V 6 V	0 0 0	6 31 36	0 0 0	4.3 22 25	0 0 0	5.5 27 31	MHz
t _w Pulse duration, CBA or CAB high or low	2 V 4.5 V 6 V	80 16 14		115 23 20		95 19 16		ns
t _{su} Setup time, A before CAB† or B before CBA†	2 V 4.5 V 6 V	100 20 17		150 30 26		125 25 21		ns
t _h Hold time, A after CAB† or B after CBA†	2 V 4.5 V 6V	5 5 5		5 5 5		5 5 5		ns

2

HCMOS Devices

SN54HC646, SN54HC648, SN74HC646, SN74HC648 **OCTAL BUS TRANSCEIVERS AND REGISTERS** **WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC646 SN54HC648		SN74HC646 SN74HC648		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\max}$			2 V	6	11		4.4		5.5		MHz
			4.5 V	31	54		22		27		
			6 V	36	64		25		31		
t_{pd}	CBA or CAB	A or B	2 V		65	180		270		225	ns
			4.5 V		18	36		54		45	
			6 V		14	31		46		38	
t_{pd}	A or B	B or A	2 V		50	135		205		170	ns
			4.5 V		14	27		41		34	
			6 V		11	23		35		29	
t_{pd}	SBA or SAB [†]	A or B	2 V		70	190		285		240	ns
			4.5 V		20	38		57		48	
			6 V		16	32		48		41	
t_{en}	$\overline{G}$	A or B	2 V		85	245		370		305	ns
			4.5 V		25	49		74		61	
			6 V		20	42		63		52	
t_{dis}	$\overline{G}$	A or B	2 V		85	245		370		305	ns
			4.5 V		25	49		74		61	
			6 V		20	42		63		52	
t_{en}	DIR	A or B	2 V		80	245		370		305	ns
			4.5 V		25	49		74		61	
			6 V		20	42		63		52	
t_{dis}	DIR	A or B	2 V		80	245		370		305	ns
			4.5 V		25	49		74		61	
			6 V		20	42		63		52	
t_t		Any	2 V		28	60		90		75	ns
			4.5 V		8	12		18		15	
			6 V		6	10		15		13	

C_{pd}	Power dissipation capacitance	No load, $T_A = 25^\circ\text{C}$	50 pF typ
----------	-------------------------------	-----------------------------------	-----------

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

2

HCMOS Devices

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-565

This Material Copyrighted By Its Respective Manufacturer

SN54HC646, SN54HC648, SN74HC646, SN74HC648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC646 SN54HC648		SN74HC646 SN74HC648		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	CBA or CAB	A or B	2 V		90	265		400		330	ns
			4.5 V		24	53		80		66	
			6 V		20	46		68		57	
t_{pd}	A or B	B or A	2 V		70	220		335		280	ns
			4.5 V		20	44		67		56	
			6 V		15	38		57		49	
t_{pd}	SBA or SAB [†]	A or B	2 V		80	275		415		345	ns
			4.5 V		24	55		83		69	
			6 V		20	47		70		60	
t_{en}	$\overline{G}$	A or B	2 V		113	330		500		410	ns
			4.5 V		33	66		100		82	
			6 V		27	57		85		71	
t_{en}	DIR	A or B	2 V		113	330		500		410	ns
			4.5 V		33	66		100		82	
			6 V		27	57		85		71	
t_t		Any	2 V		45	210		315		265	ns
			4.5 V		17	42		63		53	
			6 V		13	36		53		43	

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.