






1	2	3	4	
A			A	
B	U_DB_Common DB_Common 	U_PSU PSU.SCHDOC  U_Bypass_Board DB_Bypass  U_DB41_Hardware_Kit DB41_Hardware_Kit.SchDoc 	B	
C			C	
D		Sheet Title <i>DB41 Top Level</i> Project Title <i>DB41 - Spartan3A/3AN</i> Size: A4 Assy: D-820-0024 Revision:01 Date: 2/12/2008 Time: 1:41:43 PM Sheet 1 of 22 File: DB41_Top.SchDoc	<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia 	D
1	2	3	4	




Shared Bypass Caps



Sheet Title <i>Power Supply Top Level</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB41 - Spartan3A/3AN</i>				
Size: A4	Assy: D-820-0024	Revision: 01		
Date: 2/12/2008	Time: 1:41:43 PM	Sheet 2 of 22		
File: PSU.SCHDOC				



Sheet Title Power Supply MAX1831 (1V2)			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia 
Project Title DB41 - Spartan3A/3AN			
Size: A4	Assy: D-820-0024	Revision:01	
Date: 2/12/2008	Time: 1:41:43 PM	Sheet 3 of 22	
File: PSU MAX1831 1V2 ALT.SchDoc			




These decoupling capacitors are intended to assist the voltage rails on the PCB - where the decoupling capacitors for the FPGA are not close.

Sheet Title <i>Board Bypass Capacitors</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB41 - Spartan3A/3AN</i>				
Size: A4	Assy: D-820-0024	Revision: 01		
Date: 2/12/2008	Time: 1:41:43 PM	Sheet 4 of 22		
File: DB Bypass.SchDoc				

Top Level Schematic For Daughter Board Design
Both FPGA-Only and FPGA + MCU

This Device Sheet is the same for all designs.
It relies on being instantiated in a project that contains a device-specific sheet named DEVICES.SchDoc .



Sheet Title **Daughter Board Top Level**

Project Title **DB41 - Spartan3A/3AN**


Size: **A4** Assy: **D-820-0024** Revision: **01**

Date: **2/12/2008** Time: **1:41:43 PM** Sheet **5** of **22**

File: **DB Common.SchDoc**

Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia





Device Specific Section of Daughter Board Design

This schematic sheet (plus any child sheets) will contain the device specific parts of any daughter board designs.

This will include any FPGA or MCU devices as well as dedicated power supplies, connectors etc.

Sheet Title **FPGA, LEDs and SRAM Memory**

Project Title **DB41 - Spartan3A/3AN**

Size: A4 Assy: D-820-0024 Revision:01

Date: 2/12/2008 Time: 1:41:43 PM Sheet 6 of 22

File: DEVICES.SchDoc

Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia



The diagram illustrates the JTAG connection architecture. A central 'JTAG' block is connected to two main categories: 'HARD' and 'SOFT'. The 'HARD' category is connected to three FPGA signals: 'FPGA_TCK' (blue), 'FPGA_TMS' (red), and 'FPGA_TDO' (red). The 'SOFT' category is connected to three NEXUS signals: 'NEXUS_TDI' (green), 'NEXUS_TCK' (green), and 'NEXUS_TDO' (green).

Diagram showing the connection between the PROGRAM pin and the FPGA pins:

- PROGRAM pin is connected to CCLK, PROGRAM, M[2..0], and INIT pins.
- PROG_PWR_ON pin is connected to the FPGA PROG PWR ON pin.
- PROG_CLK pin is connected to the FPGA PROG CLK pin.

Diagram showing SPI pin connections:

- SPI CLK
- SPI DIN
- SPI DOUT

Diagram illustrating the MEM COMMON bus architecture. The bus is connected to various components, including:

- BUS_A24_I1
- BUS_D31_I1
- BUS_N0E
- BUS_NWE
- BUS_NBI1_0
- BUS_SRAM_NCS
- BUS_FLASH_NCS
- BUS_SDRAM_NCS
- BUS_SDRAM_CKE
- BUS_SDRAM_CLK
- BUS_SDRAM_NCAS
- BUS_SDRAM_NRAS
- BUS_FLASH_NRES1
- BUS_FLASH_NBUSY

The bus is labeled MEM COMMON.

The diagram illustrates the internal structure of two SRAM blocks, SRAM1 and SRAM2. Each block is connected to a 16-bit data bus (A[18:0] and D[15:0]) and a 1-bit control bus (NOE, NWE, NCS, NBHE). The internal structure shows multiple SRAM1 and SRAM2 blocks, each with its own set of control signals and data bus connections.

SRAM1 Internal Structure:

- Control signals: NOE, NWE, NCS, NBHE
- Data bus: A[18:0], D[15:0]
- Internal blocks: SRAM1 A[18:0], SRAM1 D[15:0], SRAM1 NOE, SRAM1 NWE, SRAM1 NCS, SRAM1 NBHE

SRAM2 Internal Structure:

- Control signals: NOE, NWE, NCS, NBHE
- Data bus: A[18:0], D[15:0]
- Internal blocks: SRAM2 A[18:0], SRAM2 D[15:0], SRAM2 NOE, SRAM2 NWE, SRAM2 NCS, SRAM2 NBHE

ONE_WIRE_DS2406 1WB_DS2406










Figure 1 illustrates the pin connections for the Raspberry Pi 4B. The diagram shows the Raspberry Pi 4B on the left, with its pins connected to various components on the right. The connections are as follows:





- SW** (Switch) is connected to **D4.0** and **SW4.0**.
- DAU RESET SW** is connected to **DAU RESET SW**.
- USER LED** is connected to **L7.0** and **LED7.0**.
- RS232** is connected to **TXD** (RS232 TX), **RTS** (RS232 RTS), **CTS** (RS232 CTS), and **RXD** (RS232 RX).
- KEYBOARD** is connected to **DATA** and **CLOCK**, with **KB DATA** and **KB LOCK**.
- MOUSE** is connected to **DATA** and **CLOCK**, with **MOUSE DATA** and **MOUSE LOCK**.
- BUZZER** is connected to **BUZZER**.




Instruction	Format
RED	RED[4,0]
GREEN	GREEN[5,0]
BLUE	BLUE[4,0]
M	M
POL	POL
CL	CL[3,1]
STV	STV
STH	STH
DISP_ON	DISP_ON
BLIGHT	BLIGHT
IRQ	IRQ
MUX	MUX

Only Input Only Pins Here
Do not swap into other Banks!!








Sheet Title <i>FPGA Bypass 1V2</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB41 - Spartan3A/3AN</i>				
Size: A4	Assy: D-820-0024	Revision:01		
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 9 of 22		
File: <i>Bypass FPGA 1V2.SchDoc</i>				





^a The FPGA bypass capacitors are physically grouped as 10nF and 100nF pairs on all major accessible power pins on the FPGA.


Sheet Title <i>FPGA Bypass 3V3</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB41 - Spartan3A/3AN</i>				
Size: A4	Assy: D-820-0024	Revision:01		
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 10 of 22		
File: Bypass FPGA 3V3.SchDoc				



Sheet Title FPGA Bypass 3V3			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB41 - Spartan3A/3AN				
Size: A4	Assy: D-820-0024	Revision: 01		
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 11 of 22		
File: Bypass FPGA 3V3 2.SchDoc				



Sheet Title <i>1-Wire Bus ID</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>			
Project Title <i>DB41 - Spartan3A/3AN</i>						
Size: A4	Assy: D-820-0024	Revision:01				
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 12 of 22				
File: 1WB_DS2406_EPROM.SchDoc						



Sheet Title **Daughter Board LEDs**

Project Title **DB41 - Spartan3A/3AN**

Size: **A4**

Assy: **D-820-0024**

Revision: **01**

Date: **2/12/2008**


Time: **1:41:44 PM**

Sheet **13** of **22**

File: **DB_LEDS.SchDoc**



Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia





Common-Bus Memory Block

256K x 32-bit SRAM (1 MByte)
16M x 32-Bit SDRAM (64 MByte)
16M x 16-Bit Flash (32 MByte)




Sheet Title **16M x 16 Flash Memory (BGA)**

Project Title **DB41 - Spartan3A/3AN**

Size: A4	Assy: D-820-0024	Revision: 01
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 15 of 22
File: FLASH_S29GL256N11FFIV10_16Mx16.SchDoc		


Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia







Sheet Title 16M x 32 SDRAM TSOP54 x 2			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB41 - Spartan3A/3AN				
Size: A4	Assy: D-820-0024	Revision: 01		
Date: 2/12/2008	Time: 1:41:44 PM	Sheet 16 of 22		
File: SDRAM_MT48LC16M16A2TG_16Mx32.SchDoc				

A18 is connected so that 512KBx16 device can be fitted





All devices using controlled impedance outputs from the source (ie. FPGA) should use 50 ohm (2 parallel 100 ohm resistors) termination.

The Flash should be located closest to the source (FPGA).

The SRAM should be located next furthest from the source (FPGA).

The SDRAM should be located next furthest from the source (FPGA).

Terminations are to be located at the furthest distance from the source (FPGA).

Note that pins 5,6,7 and 8 of the following resnet "groups" are pin-swappable within that "group":


- all "power" resnets that terminate the FLASH-only signals (ie. RN1 and RN3).
- all "ground" resnets that terminate the FLASH-only signals (ie. RN2 and RN4).
- all "power" resnets that terminate the FLASH-SRAM-only signals (ie. RN5 and RN7).
- all "ground" resnets that terminate the FLASH-SRAM-only signals (ie. RN6 and RN8).
- all "power" resnets that terminate the FLASH-SRAM-SDRAM signals (ie. RN9, RN11, RN13, RN15, RN17, RN19, RN21, RN23, RN25, RN27, RN29, RN31, RN33, RN35).
- all "ground" resnets that terminate the FLASH-SRAM-SDRAM signals (ie. RN10, RN12, RN14, RN16, RN18, RN20, RN22, RN24, RN26, RN28, RN30, RN32, RN34, RN36).

To remove any confusion by the PCB assembler, the following devices have been deleted entirely from the design: RN1 to RN16, and RN17 to RN32.




Note that high current (up to 1.25 Amps) is drawn from the 3V3 rail when all 19 pairs of resnets are loaded. The addition of up to 4.1 watts of heat was significantly warming the PCB.

Testing has confirmed that the loading of only 3 pairs of resnets (RN33/34, RN35/36 and RN37/38) provides good operation at speeds up to 96MHz. This consumes up to 0.20 amps, ie. up to 0.65 watts of heat.

The loading of the 3 pairs of resnets terminates only the output control signals from the FPGA to the SDRAM. The bidirectional data bus and address bus is not terminated. Signals that do not connect to the SDRAM (ie. signals to the slower flash and SRAM devices only) are also not terminated.



A




Red Connections are locked for NB1 compatibility. They are hardwired on the NB1 and therefore can NOT be changed.

Green connections are I/O pins connected to NB1 compatible PCB resources on the mother board. These can be changed.

Blue connections are connected to the New NB2 compatible resources on the motherboard. These can be changed.

Note that the signal ONE_WIRE_DBID was previously called FPGA_CLK2.

This signal was included in NB1 design, but never used. Hence it has now been reallocated.



1

2

3

4

A

A

B

B

C

C

D

D

U_MOUNTS
DB MOUNTS



PCB1
DB41 Blank PCB
Printed Circuit Board (Bare)

Sheet Title DB41 Hardware Kit			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia			
Project Title DB41 - Spartan3A/3AN						
Size: A4	Assy: D-820-0024	Revision: 01				
Date: 2/12/2008	Time: 1:41:45 PM	Sheet 21 of 22				
File: DB41 Hardware Kit.SchDoc						

1

2

3

4

1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

MH1

MOUNTING HOLE 3MM



MH2

MOUNTING HOLE 3MM



MH3

MOUNTING HOLE 3MM



Altium Logo Top1



Altium Logo Bot1



Sheet Title <i>Mounts, Logo & Label</i>			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia			
Project Title <i>DB41 - Spartan3A/3AN</i>						
Size: A4	Assy: D-820-0024	Revision:01				
Date: 2/12/2008	Time: 1:41:45 PM	Sheet 22 of 22				
File: DB MOUNTS.SchDoc						