
- **Function and Pinout Compatible With FCT** and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- **3-State Outputs**
- CY54FCT573T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT573T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

CY54FCT573T . . . D PACKAGE CY74FCT573T . . . P. Q. OR SO PACKAGE (TOP VIEW)



description

The 'FCT573T devices consist of eight latches with 3-state outputs for bus-organized applications. When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable $(\overline{\sf OE})$ input is low. When \overline{OE} is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches. The 'FCT573T devices are identical to the 'FCT373T devices, except for the flow-through pinout of the 'FCT573T, which simplifies board design.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	4.7	CY74FCT573CTQCT	FCT573C
	SOIC - SO	Tube	4.7	CY74FCT573CTSOC	FCT573C
	SOIC - SO	Tape and reel	4.7	CY74FCT573CTSOCT	FC1573C
	DIP – P	Tube	5.2	CY74FCT573ATPC	CY74FCT573ATPC
-40°C to 85°C	QSOP – Q	Tape and reel	5.2	CY74FCT573ATQCT	FCT573A
-40 C to 65 C	SOIC - SO	Tube	5.2	CY74FCT573ATSOC	FCT573A
	3010 - 30	Tape and reel	5.2	CY74FCT573ATSOCT	FC1575A
	QSOP – Q	Tape and reel	8	CY74FCT573TQCT	FCT573
	SOIC - SO	Tube	8	CY74FCT573TSOC	FCT573
	3010 - 30	Tape and reel	8	CY74FCT573TSOCT	FC13/3
–55°C to 125°C	CDIP – D	Tube	8.5	CY54FCT573ATLMB	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		OUTPUT
OE	LE	D	0
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	X	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state, Q_n = Previous state of flip flops (Q_{n-1})

logic diagram (positive logic)



absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): P package	69°C/W
Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{sta}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY54FCT573T			CY7	4FCT57	3T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

CY54FCT573T, CY74FCT573T 8-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS068 - OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEGT GOVERNMENT		CY	54FCT57	'3T	CY	74FCT57	'3T		
PARAMETER		TEST CONDITIO	JN5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
Vive	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V	
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3						
Voн	V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V	
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3			
Voi	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$			0.3	0.55				V	
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V	
V_{hys}	All inputs				0.2			0.2		٧	
1.	$V_{CC} = 5.5 \text{ V},$	VIN = VCC				5				μΑ	
lį	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μА	
l., .	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μΑ	
IH	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μА	
1	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 0.5 V$				±1				μА	
IIL	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 0.5 V$							±1	μΛ	
lozu	$V_{CC} = 5.5 \text{ V},$	V _{OUT} = 2.7 V				10				μА	
IOZH	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V							10	μА	
lozu	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0.5 V$				-10				μΑ	
lozl	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V							-10	μΑ	
los‡	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0 V$		-60	-120	-225				mA	
105+	$V_{CC} = 5.25 \text{ V},$	$V_{OUT} = 0 V$					-60	-120	-225	ША	
l _{off}	$V_{CC} = 0 V$	V _{OUT} = 4.5 V				±1			±1	μΑ	
Icc	$V_{CC} = 5.5 \text{ V},$	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA	
100	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	ША	
Δlcc		$_{I}$ = 3.4 V§, f_{1} = 0, O			0.5	2				mA	
ΔiCC	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I}$	$N = 3.4 \text{ V}$, $f_1 = 0$, 0	Outputs open					0.5	2	ША	
	V _{CC} = 5.5 V, Out One input switchi	tputs open, ing at 50% duty cycl	le, OE = GND,		0.06	0.12					
loo-¶	V _{IN} ≤ 0.2 V or V _{II}		• 							mA/	
ICCD¶		ing at 50% duty cycl	le, OE = GND,					0.06	0.12	MHz	
	$V_{IN} \le 0.2 \text{ V or } V_{II}$	$N \leq ACC = 0.5 A$									

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

 $[\]S$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		TEST CONDITION	e	CY	54FCT57	73T	CY	74FCT57	'3T	LINIT
PARAMETER		TEST CONDITION		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
V _{CC} = 5.5 V,	Vcc = 5.5 V	One bit switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
OE = GND, LE = V _{CC}	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6					
1-#	IC#	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6				mA
ıC"	V _{CC} = 5.25 V,	One bit switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	OE = GND, LE = V _{CC}	OE = GND, Eight bits switching V	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.3	2.6	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6	
C _i					6	10		6	10	pF
Co		_			8	12		8	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

IC = Total supply current

I_{CC} = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

 D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FCT573T		CY54FCT	UNIT	
		MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	6		6		ns
t _{su}	Setup time, data before LE↑	2		2		ns
th	Hold time, data after LE↑	1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT573T		CY74FCT	573AT	CY74FCT	573CT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _W	Pulse duration, LE high	6		5		5		ns	
t _{su}	Setup time, data before LE↑	2		2		2		ns	
th	Hold time, data after LE↑	1.5		1.5		1.5		ns	



 $^{^{\#}}$ IC = ICC + \triangle ICC \times DH \times NT + ICCD (f₀/2 + f₁ \times N₁)

CY54FCT573T, CY74FCT573T 8-BIT LATCHÉS WITH 3-STATE OUTPUTS SCCS068 - OCTOBER 2001


switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FCT	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	ONIT	
^t PLH	D	0	1.5	5.6	nc	
^t PHL	ע	O	1.5	5.6	ns	
t _{PLH}	LE	0	2	9.8	ns	
^t PHL	LE	O	2	9.8		
^t PZH	ŌĒ	0	1.5	7.5	20	
t _{PZL}	OE .	O	1.5	7.5	ns	
^t PHZ	ŌĒ	0	1.5	6.5	ne	
t _{PLZ}	OE .)	1.5	6.5	ns	

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	CY74FCT573T		CY74FCT573AT		CY74FCT573CT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	0	1.5	8	1.5	5.2	1.5	4.7	ns
^t PHL			1.5	8	1.5	5.2	1.5	4.7	110
^t PLH	LE	0	2	13	2	8.5	2	5.5	ns
^t PHL	LC		2	13	2	8.5	2	5.5	115
^t PZH	ŌĒ	0	1.5	12	1.5	6.5	1.5	5.5	
t _{PZL}	OE	U	1.5	12	1.5	6.5	1.5	5.5	ns
^t PHZ	ŌĒ		1.5	7.5	1.5	5.5	1.5	5	200
^t PLZ	J OE	0	1.5	7.5	1.5	5.5	1.5	5	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

29-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9223801MRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9223801MR A
5962-9223802M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9223802M2A CY54FCT 573ATLMB
CY54FCT573ATLMB	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9223802M2A CY54FCT 573ATLMB
CY74FCT573ATPC	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	CY74FCT573ATPC
CY74FCT573ATPC.B	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	CY74FCT573ATPC
CY74FCT573ATQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573A
CY74FCT573ATQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573A
CY74FCT573ATSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A
CY74FCT573ATSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A
CY74FCT573ATSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A
CY74FCT573ATSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A
CY74FCT573CTQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573C
CY74FCT573CTQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573C
CY74FCT573CTSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573C
CY74FCT573CTSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573C
CY74FCT573TQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573
CY74FCT573TQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573
CY74FCT573TSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573
CY74FCT573TSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT573ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT573ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT573CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT573TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

7 111 41111011010110 41 0 11011111141							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT573ATQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT573ATSOCT	SOIC	DW	20	2000	356.0	356.0	45.0
CY74FCT573CTQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT573TQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9223802M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
CY54FCT573ATLMB	FK	LCCC	20	55	506.98	12.06	2030	NA
CY74FCT573ATPC	N	PDIP	20	20	506	13.97	11230	4.32
CY74FCT573ATPC.B	N	PDIP	20	20	506	13.97	11230	4.32
CY74FCT573ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT573ATSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT573CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT573CTSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT573TSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT573TSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated