

Low Skew, 1-to-24 Differential-to-LVCMOS/LVTTL Fanout Buffer

DATASHEET

GENERAL DESCRIPTION

The 8344I is a low voltage, low skew fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The 8344I has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. The 8344I is designed to translate any differential signal levels to LVCMOS/LVTTL levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased to 48 by utilizing the ability of the outputs to drive two series terminated lines. Redundant clock applications can make use of the dual clock input. The dual clock inputs also facilitate board level testing. 8344I is characterized at full 3.3V, full 2.5V and mixed 3.3V input and 2.5V output operating supply modes.

Guaranteed output and part-to-part skew characteristics make the 8344I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- Twenty-four LVCMOS/LVTTL outputs, 7Ω typical output impedance
- Two selectable differential clock input pairs for redundant clock applications
- CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 100MHz
- Translates any single-ended input signal to LVCMOS/LVTTL with resistor bias on nCLK input
- · Multiple output enable pins for disabling unused outputs in reduced fanout applications
- Output skew: 275ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Bank skew: 150ps (maximum)
- · Supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V

1

- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT






TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1, 2, 5, 6 7, 8, 11, 12	Q16, Q17, Q18, Q19 Q20, Q21, Q22, Q23	Output		Single-ended LVCMOS/LVTTL outputs. 7Ω typical output impedance.
3, 9, 28, 34, 39, 45	V _{DDO}	Power		Output supply pins.
4, 10, 14,18, 27, 33, 40, 46	GND	Power		Power supply ground.
13	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1 inputs. When LOW, selects CLK0, nCLK0. LVTTL / LVCMOS interface levels.
15, 19	V _{DD}	Power		Positive supply pins.
16	nCLK1	Input	Pullup	Inverting differential clock input.
17	CLK1	Input	Pulldown	Non-inverting differential clock input.
20	nCLK0	Input	Pullup	Inverting differential clock input.
21	CLK0	Input	Pulldown	Non-inverting differential clock input.
22	OE3	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q16 through Q23. LVCMOS/LVTTL interface levels.
23	OE2	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q8 through Q15. LVCMOS/LVTTL interface levels.
24	OE1	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q0 through Q7. LVCMOS/LVTTL interface levels.
25, 26, 29, 30 31, 32, 35, 36	Q0, Q1, Q2, Q3 Q4, Q5, Q6, Q7	Output		Single-ended LVCMOS/LVTTL outputs. 7Ω typical output impedance.
37, 38, 41, 42 43, 44, 47, 48	Q8, Q9, Q10, Q11 Q12, Q13, Q14, Q15	Output		Single-ended LVCMOS/LVTTL outputs. 7Ω typical output impedance.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)				20	pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
R _{out}	Output Impedance			7		Ω



TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Bank 1		Bank 2		Bank 3	
Input	Output	Input	Output	Input	Output
OE1	Q0-Q7	OE2	Q8-Q15	OE3	Q16-Q23
0	Hi-Z	0	Hi-Z	0	Hi-Z
1	Enabled	1	Enabled	1	Enabled

TABLE 3B. CLOCK SELECT FUNCTION TABLE

Control Input	Clo	ock
CLK_SEL	CLK0, nCLK0	CLK1, nCLK1
0	Selected	De-selected
1	De-selected	Selected

TABLE 3C. CLOCK INPUTS FUNCTION TABLE

	Inputs			Input to Output Mode	Polarity
OE1, OE2, OE3	CLK	nCLK	Q0 thru Q23	input to Output wode	Polarity
1	0	1	LOW	Differential to Single Ended	Non Inverting
1	1	0	HIGH	Differential to Single Ended	Non Inverting
1	0	Biased; NOTE 1	LOW	Single Ended to Differential	Non Inverting
1	1	Biased; NOTE 1	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	0	HIGH	Single Ended to Differential	Inverting
1	Biased; NOTE 1	1	LOW	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 13, Figure 8, which discusses wiring the differential input to accept single ended levels.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, $V_{DD} = -0.5 \text{V}$ to $V_{DD} = 0.5 \text{ V}$

Outputs, V_{\odot} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ₁₀ 47.9°C/W (0 Ifpm)

Storage Temperature, T_{stra} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Quiescent Power Supply Current				95	mA

Table 4B. Power Supply DC Characteristics, $V_{_{DD}} = 3.3V \pm 5\%$, $V_{_{DDO}} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Quiescent Power Supply Current				95	mA

Table 4C. Power Supply DC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	٧
V	Output Supply Voltage		2.375	2.5	2.625	V
l _{DD}	Quiescent Power Supply Current				95	mA



Table 4D. LVCMOS DC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, OE1, OE2, OE3		2		3.8	V
V _{IL}	Input Low Voltage	CLK_SEL, OE1, OE2, OE3		-0.3		0.8	V
	Input High Current	OE1, OE2, OE3	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IH}		CLK_SEL	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
	Input Low Current	OE1, OE2, OE3	$V_{_{DD}} = 3.465, V_{_{IN}} = 0V$	-150			μΑ
IIL	Imput Low Current	CLK_SEL	$V_{_{DD}} = 3.465, V_{_{IN}} = 0V$	-5			μΑ
V _{OH}	Output High Voltage		$V_{_{DD}} = V_{_{DDO}} = 3.135V$ $I_{_{OH}} = -36mA$	2.6			V
V _{oL}	Output Low Voltage		$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.6	V

Table 4E. LVCMOS DC Characteristics, $V_{_{DD}} = 3.3V \pm 5\%$, $V_{_{DDO}} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, OE1, OE2, OE3		2		3.8	V
V _{IL}	Input Low Voltage	CLK_SEL, OE1, OE2, OE3		-0.3		0.8	V
	Input High Current	OE1, OE2, OE3	$V_{_{DD}} = V_{_{IN}} = 3.465V$			5	μΑ
I III	Input High Current	CLK_SEL	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μA
	In must be a section of	OE1, OE2, OE3	$V_{_{DD}} = 3.465, V_{_{IN}} = 0V$	-150			μA
IL	Input Low Current	CLK_SEL	$V_{_{DD}} = 3.465, V_{_{IN}} = 0$	-5			μΑ
V _{OH}	Output High Voltage		$V_{DD} = 3.135V,$ $V_{DDO} = 2.375V$ $I_{OH} = -27mA$	2			V
V _{oL}	Output Low Voltage		$V_{DD} = 3.135V,$ $V_{DDO} = 2.365V$ $I_{DL} = 27mA$			0.63	V

Table 4F. LVCMOS DC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 2.5V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, OE1, OE2, OE3		2		2.9	V
V _{IL}	Input Low Voltage	CLK_SEL, OE1, OE2, OE3		-0.3		0.8	V
	Input High Current	OE1, OE2, OE3	$V_{_{DD}} = V_{_{IN}} = 2.625V$			5	μA
I _H		CLK_SEL	$V_{_{DD}} = V_{_{IN}} = 2.625V$			150	μA
	Input Low Current	OE1, OE2, OE3	$V_{_{DD}} = 2.625, V_{_{IN}} = 0V$	-150			μΑ
I _{IL}	Input Low Current	CLK_SEL	$V_{_{DD}} = 2.625, V_{_{IN}} = 0V$	-5			μA
V _{OH}	Output High Voltage		$V_{_{DD}} = VDDO = 2.375V$ $I_{_{OH}} = -27mA$	2			V
V _{oL}	Output Low Voltage		$V_{DD} = VDDO = 2.375V$ $I_{OL} = 27mA$			0.6	V



TABLE 4G. DIFFERENTIAL DC CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
	Input High Current	nCLK0, nCLK1				5	μΑ
IH	Input High Current	CLK0, CLK1				150	μA
	l	nCLK0, nCLK1		-150			μΑ
IL.	Input Low Current	CLK0, CLK1		-5			μA
V	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu	ut Voltage; NOTE 1, 2		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is V_{nn} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{_{\rm II}}$.

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				100	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1	f ≤ 100MHz	2.6		4.3	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1	f ≤ 100MHz	2.4		4.3	ns
tsk(b)	Bank Skew; NOTE 2, 6				150	ps
tsk(o)	Output Skew; NOTE 3, 6				275	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 6				600	ps
t _R	Output Rise Time; NOTE 5	30% to 70%	300		1700	ps
t _F	Output Fall Time; NOTE 5	30% to 70%	300		1400	ps
odc	Output Duty Cycle		40%		60%	%
t _{EN}	Output Enable Time; NOTE 5	f = 66.7MHz			5	ns
t	Output Disable TIme; NOTE 5	f = 66.7MHz			4	ns

All parameters measured at 100MHz unless noted otherwise.

NOTE 1: Measured from the diffferential input crossing point to $V_{\tiny DDO}/2$. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDD}/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{npo}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.



Table 5B. AC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddo} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				100	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1	f ≤ 100MHz	2.6		4.5	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1	f ≤ 100MHz	2.6		4.5	ns
tsk(b)	Bank Skew; NOTE 2, 6				150	ps
tsk(o)	Output Skew; NOTE 3, 6				275	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 6				600	ps
t _R	Output Rise Time; NOTE 5	30% to 70%	300		1700	ps
t	Output Fall Time; NOTE 5	30% to 70%	300		1400	ps
odc	Output Duty Cycle		40%		60%	%
t _{EN}	Output Enable Time; NOTE 5	f = 66.7MHz			6	ns
t	Output Disable TIme; NOTE 5	f = 66.7MHz			6	ns

All parameters measured at 100MHz unless noted otherwise.

NOTE 1: Measured from the diffferential input crossing point to $V_{\tiny DDO}/2$. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{DDO}/2$.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{_{
m DDO}}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.


Table 5C. AC Characteristics, $V_{dd} = V_{ddo} = 2.5V \pm 5\%$, Ta = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				100	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1	f ≤ 100MHz	2.7		4.3	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1	f ≤ 100MHz	2.7		4.3	ns
tsk(b)	Bank Skew; NOTE 2, 6				150	ps
tsk(o)	Output Skew; NOTE 3, 6				275	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 6				600	ps
t	Output Rise Time; NOTE 5	30% to 70%	300		1700	ps
t _F	Output Fall Time; NOTE 5	30% to 70%	300		1400	ps
odc	Output Duty Cycle		40%		60%	%
t _{EN}	Output Enable Time; NOTE 5	f = 66.7MHz			6	ns
t	Output Disable TIme; NOTE 5	f = 66.7MHz			6	ns

For NOTES, please see Table 5B above.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









2.5V OUTPUT LOAD AC TEST CIRCUIT

DIFFERENTIAL INPUT LEVEL







PART-TO-PART SKEW

OUTPUT SKEW







PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\tiny DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK/nCLK INPUTS

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} \text{vs. Air Flow Table for 48 Lead LQFP}$

$\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 8344I is: 1,449



PACKAGE OUTLINE - Y SUFFIX FOR 48 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	BBC					
STWIBOL	MINIMUM	NOMINAL	MAXIMUM			
N		48				
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.17	0.17 0.22 0.27				
С	0.09 0.20					
D	9.00 BASIC					
D1	7.00 BASIC					
D2	5.50 Ref.					
E	9.00 BASIC					
E1	7.00 BASIC					
E2	5.50 Ref.					
е	0.50 BASIC					
L	0.45 0.60 0.75					
θ	0° 7°					
ccc	0.08					

Reference Document: JEDEC Publication 95, MS-026



Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8344BYILF	ICS8344BYILF	48 lead "Lead-Free" LQFP	tray	-40°C to 85°C
ICS8344BYILFT	ICS8344BYILF	48 lead "Lead-Free" LQFP	reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET						
Rev	Rev Table Page Description of Change					
В		1 10 11 14	Features Section - added lead-free bullet. Pin Characteristics Table - changed C _N 4pF max. to 4pF typical. Added Recommendations for Unused Input and Output Pins. Added Differential Clock Input Interface. Ordering Information Table - added lead-free part number, marking and note. Updated format throughout the datasheet.	5/23/07		
В	Т8	14	Ordering Information - removed leaded devices - PDN CQ-13-02 expired Updated Datasheet format	11/4/14		
				\dagger		



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.