

## FM/AM DIGITAL IF SAMPLING PROCESSOR

### 1 FEATURES

- FM/AM IF SAMPLING DSP
- ON-CHIP ANALOGUE TO DIGITAL CONVERTER FOR 10.7MHz IF SIGNAL CONVERSION
- FM CHANNEL EQUALIZATION
- FM ADJACENT CHANNEL SUPPRESSION
- RECEPTION ENHANCEMENT IN MULTIPATH CONDITION
- STEREO DECODER AND WEAK SIGNAL PROCESSING
- 2 CHANNELS SERIAL AUDIO INTERFACE (SAI) WITH SAMPLE RATE CONVERTER
- I<sup>2</sup>C AND BUFFER-SPI CONTROL INTERFACES
- RDS FILTER, DEMODULATOR & DECODER
- INTER PROCESSOR TRANSPORT INTERFACE FOR ANTENNA AND TUNER DIVERSITY
- FRONT-END AGC FEEDBACK

Figure 1. Package





Table 1. Order Code

Part Number	Package
TDA7580	TQFP64

### 2 DESCRIPTION

The TDA7580 is an integrated circuit implementing an advanced mixed analogue and digital solution to perform the signal processing of a AM/FM channel. The HW&SW architecture has been devised to perform a digital equalization of the FM/AM channel and a real rejection of adjacent channels and any other signals interfering with the listening of the desired station. In severe Multiple Paths conditions, the reception is improved to get high quality audio.

Figure 2. Block Diagram



## 2 DESCRIPTION (continued)

The algorithm is self-adaptive, thus it requires no “on-the-field” adjustments after the parameters optimization.

The chip embeds a *Band Pass Sigma Delta Analogue to Digital Converter* for 10.7MHz IF conversion from a “tuner device” (it is highly recommended the TDA7515).

The 24bit-DSP allows flexibility in the algorithms implementation, thus giving some freedom for customer required features. The total processing power offers a significant headroom for customer's software requirement, even when the channel equalization and the decoding software is running. The Program and Data Memory space can be loaded from an external non volatile memory via I<sup>2</sup>C or SPI.

The oscillator module works with an external 74.1MHz quartz crystal. It has very low Electro Magnetic Interference, as it introduces very low distortion, and in any case harmonics fall outside the Radio bandwidth.

The companion tuner device receives the reference clock through a differential ended interface, which works off the Oscillator module by properly dividing down the master clock frequency. That allows the overall system saving an additional crystal for the tuner.

After the IF conversion, the digitized baseband signal passes through the Base Band processing section, either FM or AM, depending on the listener selection. The FM Base Band processing comprises of Stereo Decoder, Spike Detection and Noise Blanking. The AM Noise Blanking is fully software implemented.

The internal RDS filter, demodulator and decoder features complete functions to have the output data available through either I<sup>2</sup>C or SPI interface. No DSP support is needed but at start-up, so that RDS can work in background and in parallel with other DSP processing. This mode (RDS-only) allows current consumption saving for low power application modes.

An I<sup>2</sup>C/SPI interface is available for any control and communication with the main micro, as well as RDS data interface. The DSP SPI block embeds a 10 words FIFO for both transmit and receive channels, to lighten the DSP task and frequently respond to the interrupt from the control interface.

Serial Audio Interface (SAI) is the ideal solution for the audio data transfer, both transmit and receive: either master or slave. The flexibility of this module gives a wide choice of different protocols, including I<sup>2</sup>S. Two fully independent bidirectional data channels, with separate clocks allows the use of TDA7580 as general purpose digital audio processor.

A fully Asynchronous Sample Rate Converter (ASRC) is available as a peripheral prior to sending audio data out via the SAI, so that internal audio sampling rate (~36kHz and FM/AM mode) can be adapted by upconversion to any external rate.

An Inter Processor Transport Interface (HS<sup>3</sup>I, High Speed Synchronous Serial Interface) is also available for a modular system which implements *Dual Tuner Diversity*, thus enhancing the overall system performance. It is about a Synchronous Serial Interface which exchanges data up to the MPX rate. It has been designed to reduce the Electro Magnetic Interference toward the sensitive analogue signal from the Tuner.

General Purpose I/O registers are connected to and controlled by the DSP, by means of memory map.

A Debug and Test Interface is available for on-chip software debug as well as for internal registers read/write operation.

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
V <sub>DD</sub> V <sub>DD3</sub>	Power supplies <sup>(1)</sup>	Nom. 1.8V Nom. 3.3V	-0.5 to 2.5 -0.5 to 4.0
	Analog Input or Output Voltage belonging to 3.3V IO ring (V <sub>DDSD</sub> , V <sub>DDOSC</sub> )	-0.5 to 4.0	V
	Digital Input or Output Voltage, 5V tolerant	Normal <sup>(2)</sup> Fail-safe <sup>(3)</sup>	-0.5 to 6.50 -0.5 to 3.80
	All remaining Digital Input or Output Voltage	Nom. 1.8V Nom. 3.3V	-0.5 to (V <sub>DD</sub> +0.5) -0.5 to (V <sub>DD3</sub> +0.5)
T <sub>j</sub>	Operating Junction Temperature Range	-40 to 125	°C
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C

Warning: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Note: 1. V<sub>DD3</sub> refers to all of the nominal 3.3V power supplies (V<sub>DDH</sub>, V<sub>OSC</sub>, V<sub>DDSD</sub>). V<sub>DD</sub> refers to all of the nominal 1.8V power supplies (V<sub>DD</sub>, V<sub>MTR</sub>).

2. During Normal Mode operation V<sub>DD3</sub> is always available as specified

3. During Fail-safe Mode operation V<sub>DD3</sub> may be not available.

**Table 3. Recommended DC Operating Conditions (T<sub>j</sub> = -40°C to 125°C)**


Symbol	Parameter	Comment	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	1.8V Power Supply Voltage	Core Power Supply	1.7	1.80	1.9	V
V <sub>DDH</sub>	3.3V Power Supply Voltage (1)	IO Rings Power Supply (with G <sub>NDH</sub> )	3.15	3.30	3.45	V
V <sub>OSC</sub>	3.3V Power Supply Voltage (1)	Oscillator Power Supply (G <sub>NDosc</sub> )	3.15	3.30	3.45	V
V <sub>DDSD</sub>	3.3V Power Supply Voltage (1)	IF ADC Power Supply (with G <sub>NDSD</sub> )	3.15	3.30	3.45	V
V <sub>MTR</sub>	1.8V Power Supply Voltage	DAC-Keying and Tuner clock Power Supply (with G <sub>NDMTR</sub> )	1.7	1.80	1.9	V

Note: 1. V<sub>DDH</sub>, V<sub>OSC</sub>, V<sub>DDSD</sub> are also indicated in this document as V<sub>DD3</sub>. All others as V<sub>DD</sub>.

**Table 4. Thermal Data**

Symbol	Parameter	Value	Unit
R <sub>th j-amb</sub>	Thermal resistance junction to ambient	68	°C/W

Figure 3. Pin Connection (Top view)



**Table 5. Pin Description**

N°	Name	Type	Description	Notes	After Reset
1	VHI	A	Internally generated IFADC Opamps 2.65V (@VDD=3.3V) Reference Voltage Pin for external filtering	It needs external minimum 4.7 $\mu$ F ceramic capacitor	
2	VCM	A	Internally generated Common Mode 1.65V (@VDD=3.3V) Reference Voltage Pin for external filtering	It needs external minimum 10 $\mu$ F ceramic capacitor	
3	VLO	A	Internally generated IFADC Opamps 0.65V (@VDD=3.3V) Reference Voltage Pin for external filtering	It needs external minimum 4.7 $\mu$ F ceramic capacitor	
4	INP	A	Positive IF signal input from Tuner	2.0Vpp @VDD=3.3V	
5	INN	A	Negative IF signal input from Tuner	2.0Vpp @VDD=3.3V	
6	VCMOP	-	Not connected.		
7	GNDSD	G	IFADC Modulator Analogue Ground	Clean Ground, to be star-connected to voltage regulator ground	
8	GNDOSC	G	Oscillator Ground	Clean Ground, to be star-connected to voltage regulator ground	
9	XTI	I	High impedance oscillator input (quartz connection) or clock input when in Antenna Diversity slave mode	Maximum voltage swing is VDD=3.3V	
10	XTO	O	Low impedance oscillator output (quartz connection)		
11	VDDOSC	P	Oscillator Power Supply	3.3V	
12	VDDMTR	P	Tuner reference clock and AGCKeying DAC Power Supply	1.8V	
13	CKREFP	B	Tuner reference clock positive output.	FM 100kHz AM <sub>EU</sub> 18kHz With internal pull_up, on at reset [PP]	Output
14	CKREFN	B	Tuner reference clock negative output.	FM 100kHz AM <sub>EU</sub> 18kHz With internal pull_up, on at reset [PP]	Output
15	AGCKEY	A	DAC output for Tuner AGCKeying	1.5kohm $\pm$ 30% output impedance. 1Vpp $\pm$ 1% output dynamic range	
16	GNDMTR	G	Ground of the Tuner reference clock buffer and the AGC keying DAC		
17	PROTSEL_SS	B	DSP0 GPIO for Control Serial Interface (Low: SPI or High: I <sup>2</sup> C) selection at device Bootstrap. In SPI protocol mode, after Boot procedure, SPI Slave Select, otherwise DSP0 GPIO0	DSP0 GPIO0 5V tolerant With internal pull_up, on at reset [PP]	Input
18	SDA_MOSI	B	Control Serial Interface and RDS IO: - SPI mode: slave data in or master data out for main SPI and RDS SPI data in - I <sup>2</sup> C mode: data for main I <sup>2</sup> C or RDS I <sup>2</sup> C	5V tolerant With internal pull_up, on at reset [PP]	Input

Table 5. Pin Description (continued)

N°	Name	Type	Description	Notes	After Reset
19	MISO	B	SPI slave data out or master data in for main SPI and RDS SPI data out	DSP0 GPIO1 5V tolerant With internal pull_up, on at reset [PP]	Input
20	SCL_SCK	B	Bit clock for Control Serial Interface and RDS	5V tolerant With internal pull_up, on at reset [PP]	Input
21	GND	G	Digital Core Power Ground		
22	VDD	P	Digital Core Power Supply	1.8V	
23	IQSYNC	B	High Speed Synchronous Serial Interface (HS <sup>3</sup> I) clock if HS <sup>3</sup> I master mode, else DSP1 GPIO or DSP1 Debug Port Clock (DBOUT1)	DSP1 GPIO0 5V tolerant With internal pull_up, on at reset	Input
24	IQCH1	B	High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel 1 Data if HS <sup>3</sup> I master mode, else DSP1 GPIO or DSP1 Debug Port Request (DBRQ1)	DSP1 GPIO1 5V tolerant With internal pull_up, on at reset [PP]	Input
25	IQCH2	B	High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel 2 Data if HS <sup>3</sup> I master mode, else DSP1 GPIO or DSP1 Debug Port Data In (DBIN1)	DSP1 GPIO2 5V tolerant With internal pull_down, on at reset [PP]	Input
26	IQCH3	B	High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel 3 Data if HS <sup>3</sup> I master mode, else DSP1 GPIO or DSP1 Debug Port Data Out (DBCK1)	DSP1 GPIO3 5V tolerant With internal pull_down, on at reset [PP]	Input
27	VDDH	P	3.3V IO Ring Power Supply (HS <sup>3</sup> I, I <sup>2</sup> C/SPI, RDS, INT)		
28	GNDH	G	3.3V IO Ring Power Ground (HS <sup>3</sup> I, I <sup>2</sup> C/SPI, RDS, INT)		
29	RDS_INT	B	RDS interrupt to external main microprocessor in case of traffic information	DSP1 GPIO4 5V tolerant, Open Drain With internal pull_up, on at reset [OD]	Input
30	RDS_CS	B	RDS chip select. When RESETN rising, If RDS_CS 0, the RDS's SPI is selected; else RDS's I <sup>2</sup> C	DSP1 GPIO5 5V tolerant With internal pull_up, on at reset [PP]	Input
31	INT	I	DSP0 External Interrupt	5V tolerant. With internal pull_up, on at reset	
32	ADDR_SD	B	IFS chip master (Low) or slave (High) mode selection, latched in upon RESETN release. It selects the LSB of the I <sup>2</sup> C addresses. Station Detector output	DSP0 GPIO2 5V tolerant With internal pull_down, on at reset [PP]	Input
33	RESETN	I	Chip Hardware reset, active Low	5V tolerant With internal pull_up	
34	VDD	P	Digital Power Supply	1.8V	
35	GND	G	Digital Power Ground		
36	TESTN	I	Test Enable pin, active Low	With internal pull_up	

**Table 5. Pin Description** (continued)

N°	Name	Type	Description	Notes	After Reset
37	GPIO_SDO1	B	DSP0 GPIO for Boot selection or Audio SAI0 output.	5V tolerant DSP0 GPIO3 With internal pull_up, on at reset [PP]	Input
38	TST4_SDI0	B	Audio SAI0 Data input or test selection pin in Test Mode	5V tolerant DSP0 GPIO5 With internal pull_up, on at reset [PP]	Input
39	TST1_SDI1	B	DSP0 GPIO for Boot selection or Audio SAI1 input. Test selection pin in Test Mode.	5V tolerant DSP0 GPIO4 With internal pull_up, on at reset [PP]	Input
40	GNDH	G	3.3V IO Ring Power Ground (Audio SAI, ResetN, Test Pins)		
41	VDDH	P	3.3V IO Ring Power Supply (Audio SAI, ResetN, Test Pins)		
42	SDO0	B	Radio or Audio SAI0 data output	5V tolerant With internal pull_up, @0V at reset [PP]	Output
43	SCLK_SCKT	B	SAI0 Receive and Transmit bit clock (master or slave with ASRC); SAI1 Transmit bit clock	5V tolerant With internal pull_up, on at reset [PP]	Input
44	LRCK_LRCKT	B	SAI0 Receive and Transmit LeftRight clock (master or slave with ASRC); SAI1 Transmit LeftRight clock	5V tolerant With internal pull_up, on at reset [PP]	Input
45	TST2_SCKR	B	SAI0 Transmit bit clock; SAI1 Receive and Transmit bit clock. Or Test selection pin in Test Mode	5V tolerant DSP0 GPIO6 With internal pull_up, on at reset [PP]	Input
46	TST3_LRCKR	B	SAI0 Transmit LeftRight clock; SAI1 Receive and Transmit bit clock. Or Test selection pin in Test Mode	DSP0 GPIO7 5V tolerant With internal pull_up, on at reset [PP]	Input
47	VDD	P	Digital Core Power Supply	1.8V	
48	GND	G	Digital Core Power Ground		
49	DBCK0	B	Debug Port Clock of DSP0 (DBCK0)	DSP0 GPIO9 5V tolerant With internal pull_down, on at reset [PP]	Input
50	DBIN0	B	Debug Port Data Input of DSP0 (DBIN0)	DSP0 GPIO11 5V tolerant With internal pull_down, on at reset [PP]	Input
51	DBRQ0	B	Debug Port Request of DSP0 (DBRQ0)	DSP0 GPIO 5V tolerant With internal pull_up, on at reset [PP]	Input
52	DBOUT0	B	Debug Port Data Output of DSP0 (DBOUT0)	DSP0 GPIO10 5V tolerant With internal pull_up, on at reset [PP]	Input

Table 5. Pin Description (continued)

N°	Name	Type	Description	Notes	After Reset
53	GNDH	G	3.3V IO Ring Power Ground (Debug Interface, GPIO)		
54	VDDH	P	3.3V IO Ring Power Supply (Debug Interface, GPIO)		
55	DBCK1	B	DSP1 Debug Port Clock (DBCK1) if HS <sup>3</sup> I master mode, else High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel3 Data	DSP1 GPIO9 5V tolerant With internal pull_down, on at reset [PP]	Input
56	DBIN1	B	DSP1 GPIO or DSP1 Debug Port Data In (DBIN1) if HS <sup>3</sup> I master mode, else High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel2 Data i	DSP1 GPIO11 5V tolerant With internal pull_down, on at reset [PP]	Input
57	DBRQ1	B	DSP1 GPIO or DSP1 Debug Port Request (DBRQ1) if HS <sup>3</sup> I master mode, else High Speed Synchronous Serial Interface (HS <sup>3</sup> I) Channel1 Data	5V tolerant With internal pull_up, on at reset [PP]	Input
58	DBOUT1	B	DSP1 GPIO or DSP1 Debug Port Data Out (DBOUT1) if HS <sup>3</sup> I master mode, else High Speed Synchronous Serial Interface (HS <sup>3</sup> I) clock	DSP1 GPIO10 5V tolerant With internal pull_up, on at reset [PP]	Input
59	VDD	P	Digital Core Power Supply	1.8V	
60	GND	G	Digital Core Power Ground		
61	VDDISO	P	3.3V N-isolation biasing supply	Clean 3.3V supply to be star-connected to voltage regulator	
62	GNDH	G	3.3V IO Ring Power Ground (Modulator digital section)		
63	VDDH	P	3.3V IO Ring Power Supply (Modulator digital section)		
64	VDDSD	P	3.3V IFADC Modulator Analogue Power Supply	Clean Power Supply, to be star-connected to 3.3V voltage regulator	

**I/O TYPE**

P: Power Supply from Voltage regulator  
 G: Power Ground from Voltage regulator  
 A: Analogue I/O  
 I: Digital Input  
 O: Digital Output  
 B: Bidirectional I/O

**I/O DEFINITION AND STATUS**

Z: high impedance (input)  
 O: logic low output  
 X: undefined output  
 1: logic high output  
 Output **PP**: Push-Pull/ **OD**: Open-Drain

**Table 6. General Interface Electrical Characteristics**(T<sub>j</sub> = -40°C to 125°C; V<sub>DD</sub>=1.8V, V<sub>DD3</sub>= 3.3V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I <sub>ilh</sub>	Low Level Input Current I/Os@V <sub>DD3</sub> (absolute value)	V <sub>i</sub> = 0V (notes 1, 2) without pull-up-down device			1	μA
I <sub>ilh</sub>	High Level Input Current I/Os@V <sub>DD3</sub> (absolute value)	V <sub>i</sub> = V <sub>DD3</sub> (notes 1, 2) without pull-up-down device			1	μA
I <sub>il</sub>	Low Level Input Current I/Os@V <sub>DD</sub> (absolute value)	V <sub>i</sub> = 0V (notes 1, 3, 4) without pull-up-down device			1	μA
I <sub>ih</sub>	High Level Input Current I/Os@V <sub>DD</sub> (absolute value)	V <sub>i</sub> = V <sub>DD</sub> (notes 1, 3, 4) without pull-up device			1	μA
I <sub>ipdh</sub>	Pull-down current I/Os @ V <sub>DD3</sub>	V <sub>i</sub> = V <sub>DD3</sub> (note 5) with pull-down device	35	60	85	μA
I <sub>opuh</sub>	Pull-up current I/Os @ V <sub>DD3</sub>	V <sub>i</sub> = 0V(note 6) with pull-up device	-90	-70	-40	μA
I <sub>opul</sub>	Pull-up current I/Os @ V <sub>DD</sub>	V <sub>i</sub> = 0V (note 3) with pull-up device	-40	-30	-20	μA
I <sub>aihop</sub>	Analogue pin sunk/drawn current on pin1	V <sub>i</sub> = V <sub>DD3</sub>	0.95	1.25	1.55	mA
		V <sub>i</sub> = 0V	-6.25	-5.0	-3.75	mA
I <sub>acm</sub>	Analogue pin sunk/drawn current on pin 2	V <sub>i</sub> = V <sub>DD3</sub>	6.0	8.0	10.0	mA
		V <sub>i</sub> = 0V	-10.0	-8.0	-6.0	mA
I <sub>ail</sub>	Analogue pin sunk/drawn current on pin 3	V <sub>i</sub> = V <sub>DD3</sub>	3.75	5.0	6.25	mA
		V <sub>i</sub> = 0V	-1.55	-1.25	-0.95	mA
I <sub>ain</sub>	Analogue pin sunk/drawn current on pin 4 and pin 5	V <sub>i</sub> = V <sub>DD3</sub>	24	32	40	μA
		V <sub>i</sub> = 0V	-40	-32	-24	μA
I <sub>aih6</sub>	Analogue pin current on pin 6	V <sub>o</sub> = 0V or V <sub>DD3</sub>			5	μA
I <sub>aih6</sub>	Analogue pin sunk/drawn current on pin 15	V <sub>i</sub> = V <sub>DD</sub>	0.8	1.2	1.6	mA
		V <sub>i</sub> = 0V (spec absolute value)			1	μA
I <sub>oz</sub>	Tri-state Output leakage	V <sub>o</sub> = 0V or V <sub>DD3</sub> (note 1) without pull up/down device			1	μA
I <sub>ozFT</sub>	5V Tolerant Tri-state Output leakage (without pull up/down device)	V <sub>o</sub> = 0V or V <sub>DD</sub> (note 1)			1	μA
		V <sub>o</sub> = 5.5V			1	3
I <sub>latchup</sub>	I/O latch-up current	V < 0V, V > V <sub>DD</sub>	200			mA
V <sub>esd</sub>	Electrostatic Protection	Leakage, 1μA	2000			V

Note:

1. The leakage currents are generally very small, <1nA. The value given here, 1μA, is the maximum that can occur after an Electrostatic Stress on the pin.
2. On pins:17 to 20,23 to 26,29 to 33,36 to 39,42 to 46,49 to 52,55 to 58.
3. On pins: 13 and 14.
4. Same check on the analogue pin 15 (physically without pull-up-down)
5. On pins:25, 26,32,49,50,55,56
6. On pins:17 to 20,23 to 24,29 to 31,33,36 to 39,42 to 46,51, 52,57, 58

**Table 7. Low Voltage Interface Cmos DC Electrical Characteristics**( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD3} = 3.3\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$V_{il}$	Low Level Input Voltage	$1.70\text{V} \leq V_{DD} \leq 1.90\text{V}$			$0.3 \times V_{DD3}$	V
$V_{ih}$	High Level Input Voltage	$1.70\text{V} \leq V_{DD} \leq 1.90\text{V}$	$0.8 \times V_{DD3}$			V
$V_{ol}$	Low level output Voltage	$I_{ol} = 4\text{mA}$ (notes 1)			0.15	V
$V_{oh}$	High level output Voltage	$I_{ol} = -4\text{mA}$ (notes 1)	$V_{DD} - 0.15$			V

Note: 1. It is the source/sink current under worst case conditions and reflects the name of the I/O cell according to the drive capability.

**Table 8. High Voltage Cmos Interface DC Electrical Characteristics**( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD} = 1.8\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$V_{il}$	Low Level Input Voltage	$3.15\text{V} \leq V_{DD3} \leq 3.45\text{V}$			0.8	V
$V_{ih}$	High Level Input Voltage	$3.15\text{V} \leq V_{DD3} \leq 3.45\text{V}$	2.0			V
$V_{ol}$	Low level output Voltage	$I_{ol} = X\text{mA}$ (notes 1 and 2)			0.15	V
$V_{oh}$	High level output Voltage	$I_{ol} = -X\text{mA}$ (notes 1 and 2)	$V_{DD3} - 0.15$			V

Note: 1. It is the source/sink current under worst case conditions and reflects the name of the I/O cell according to the drive capability

2.  $X=4\text{mA}$  for pins 17 to 20, 29, 30, 32, 36 to 39, 42 to 46;  $X=8\text{mA}$  for pins 23 to 26, 49 to 52, 55 to 58.

**Table 9. Current Consumption** ( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$I_{DD}$	Current through $V_{DD}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$ All digital blocks working		120	150	mA
$I_{DDHdc}$	Static Current through $V_{DDH}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$	10	13	16	mA
$I_{DDHac}$	Current through $V_{DDH}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$ I/Os working with 5pF load			50	mA
$I_{SD}$	Current through $V_{SD}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$	27	34	41	mA
$I_{OSCdc}$	Current through $V_{OSC}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$ without quartz	5.5	8	10.5	mA
$I_{OSCac}$	Current through $V_{OSC}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$ with quartz	6.5	9	11.5	mA
$I_{MTR}$	Current through $V_{MTR}$ Power Supply	$V_{DD}=1.8\text{V}, V_{DD3}=3.3\text{V}$	0.6	1.3	1.8	mA

Note: 74.1MHz internal DSP clock, at  $T_{amb} = 25^\circ\text{C}$ . Current due to external loads not included.

**Table 10. Oscillator Characteristics** ( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD} = 1.7\text{V}$  to  $1.9\text{V}$ ,  $V_{DD3} = 3.15\text{V}$  to  $3.45\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$F_{OSCFM}$	Oscillator Frequency (XTI/XTO)			74.1		MHz

Notes: 1. The accuracy of this figure only depends on the quartz frequency precision: high stability oscillator

**Table 11. Quartz Characteristics**

Parameter Name	Parameter Value
Temperature range	-55°C ÷ +125°C
Adjustment tolerance (@ 25°C ± 3°C)	+/-20ppm
Frequency stability (-20°C ÷ +70°C)	+/-50ppm
Aging @ 25°C	5ppm/year
Shunt (static) capacitance (Co)	<5pF
Packages (holders)	UM-1; HC-52U; AT51-CD2
Mode of oscillation	AT-3 <sup>rd</sup>
Resonance resistance (ESR)	<75ohm
Motional Capacitance	1fF +/- 30%
Oscillation Frequency (6.8pF parallel load)	74.1MHz

**Table 12. DSP Core (T<sub>j</sub> =-40°C to 125°C)**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
F <sub>dspMax</sub>	Maximum DSP clock frequency	V <sub>DD</sub> =1.7V, V <sub>DD3</sub> = 3.3V	81.5			MHz

**Table 13. FM Stereo Decoder Characteristics**(T<sub>j</sub> =-40°C to 125°C; V<sub>DD</sub> =1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
a_ch	Channel Separation		50			dB
THD	Total Harmonic Distortion			0.02		%
(S+N)/N	Signal plus Noise to Noise ratio			80		dB

**Table 14. Sample Rate Converter (T<sub>j</sub> =-40°C to 125°C; V<sub>DD</sub> =1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)**MCK = 18.525MHz, F<sub>sin</sub>/F<sub>sout</sub> = 0.820445366

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
THD+N	Total Harmonic Distortion + Noise	20Hz to 20kHz, Full Scale, 16 bit inp.		-95		dB
		20Hz to 20kHz, Full Scale, 20 bit inp.		-98		dB
		1 kHz Full Scale, 16 bit inp.		-98		dB
		2 kHz Full Scale, 16 bit inp.		-98		dB
		5 kHz Full Scale, 16 bit inp.		-98		dB
		10 kHz Full Scale, 16 bit inp		-98		dB
		15 kHz Full Scale, 16 bit inp		-98		dB
		1 kHz Full Scale, 20 bit inp.		-125		dB
		2 kHz Full Scale, 20 bit inp.		-121		dB
		5 kHz Full Scale, 20 bit inp.		-114		dB
DR	Dynamic Range	1 kHz -60 dB - 16 bit inp.,A-Weighted		100		dB
		1 kHz -60 dB - 24 bit inp.,A-Weighted		145		dB
R <sub>p</sub>	Pass Band Ripple	from 0 to 15kHz		0.4		dB
F <sub>ratio</sub>	Sampling Frequency In/Out Ratio	F <sub>sout</sub> = 44.1 kHz	0.7		1.13	

### 3 POWER ON TIMING

Figure 4. Power on and boot sequence using I<sup>2</sup>C






Figure 5. Power on and boot sequence using SPI



**Table 15.**(T<sub>j</sub> = -40°C to 125°C; V<sub>DD</sub> = 1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)

Timing	Description	Min	Typ	Max	Unit
t <sub>vdd3</sub>	Rise time of 3.3V supply	1	13	25	ms
t <sub>vdd</sub>	Rise time of 1.8V supply	1	6	10	ms
t <sub>int</sub>	Maximum delay for INT signal	-	-	1	ms
t <sub>reson</sub>	Minimum RESETN hold time at 0 after the start-up	36	-	-	ms
t <sub>rsu</sub>	Minimum data set-up time	250			μs
t <sub>rhd</sub>	Minimum data hold time	250			μs
t <sub>seq</sub>	Minimum wait time including boot	4			ms
t <sub>sw</sub>	Minimum wait time before downloading the Program Software	30			μs
t <sub>tun</sub>	Minimum wait time before downloading the software to the FE	1			μs
t <sub>dat</sub>	Minimum wait time before using interface protocols	1			μs

## 4 SAI INTERFACE

**Figure 6. SAI Timings****Table 16.**(T<sub>j</sub> = -40°C to 125°C; V<sub>DD</sub> = 1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)

Timing	Description	Value	Unit
T <sub>DSP</sub>	Internal DSP Clock Period (Typical 1/74.1MHz)	13.495	ns
t <sub>sckr</sub>	Minimum Clock Cycle	32*T <sub>DSP</sub>	ns
t <sub>dt</sub>	SCKR active edge to data out valid	65	ns
t <sub>lrs</sub>	LRCK setup time	25	ns
t <sub>lrh</sub>	LRCK hold time	25	ns
t <sub>sdis</sub>	SDI setup time	65	ns
t <sub>sdih</sub>	SDI hold time	65	ns
t <sub>sckph</sub>	Minimum SCK high time	145	ns
t <sub>sckpl</sub>	Minimum SCK low time	145	ns

Note T<sub>DSP</sub> = DSP master clock cycle time = 1/F<sub>DSP</sub>

Figure 7. SAI protocol when RLRS=0; RREL=0; RCKP=1; RDIR=0.




Figure 8. SAI protocol when RLRS=1; RREL=0; RCKP=1; RDIR=1.




Figure 9. SAI protocol when RLRS=0; RREL=0; RCKP=0; RDIR=0.






Figure 10. SAI protocol when RLRS=0; RREL=1; RCKP=1; RDIR=0.



## 5 RDS-SPI INTERFACE

**Figure 11. RDS-SPI Timings**




**Table 17.**

( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD} = 1.7\text{V}$  to  $1.9\text{V}$ ,  $V_{DD3} = 3.15\text{V}$  to  $3.45\text{V}$ )


Symbol	Description	Value	Unit
$T_{DSP}$	Internal DSP Clock Period (1/74.1MHz)	13.495	ns
<b>SLAVE</b>			
$t_{sclk}$	Minimum Clock Cycle	1240	ns
$t_{dtr}$	Minimum Sclk edge to MISO valid	365	ns
$t_{setup}$	Minimum MOSI setup time	255	ns
$t_{hold}$	Minimum MOSI hold time	365	ns
$t_{sclkh}$	Minimum SCK high time	620	ns
$t_{sclk1}$	Minimum SCK high low	620	ns
$t_{sssetup}$	Minimum SS setup time	620	ns
$t_{sshold}$	Minimum SS hold time	620	ns
$t_{ssw}$	Minimum SS pulse width	1240	ns

Figure 12. RDS-SPI Clocking Scheme




## 6 BSPI INTERFACE

Figure 13. BSPI Timings



**Table 18.**(T<sub>j</sub> = -40°C to 125°C; V<sub>DD</sub> = 1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)

Symbol	Description	Value	Unit
T <sub>DSP</sub>	Internal DSP Clock Period (1/74.1MHz)	13.495	ns
<b>MASTER</b>			
t <sub>sclk</sub>	Minimum Clock Cycle	12*T <sub>DSP</sub> +24	ns
t <sub>dtr</sub>	Minimum Sclk edge to MOSI valid	6*T <sub>DSP</sub> +12	ns
t <sub>setup</sub>	Minimum MISO setup time	3*T <sub>DSP</sub> +12	ns
t <sub>hold</sub>	Minimum MISO hold time	3*T <sub>DSP</sub> +12	ns
t <sub>sclkh</sub>	Minimum SCK high time	6*T <sub>DSP</sub> +12	ns
t <sub>sclkL</sub>	Minimum SCK low time	6*T <sub>DSP</sub> +12	ns
t <sub>sssetup</sub>	Minimum SS setup time	6*T <sub>DSP</sub> +12	ns
t <sub>sshold</sub>	Minimum SS hold time	6*T <sub>DSP</sub> +12	ns
t <sub>ssw</sub>	Minimum SS pulse width	12*T <sub>DSP</sub> +24	ns
<b>SLAVE</b>			
t <sub>sclk</sub>	Minimum Clock Cycle	16*T <sub>DSP</sub> +24	ns
t <sub>dtr</sub>	Minimum Sclk edge to MISO valid	8*T <sub>DSP</sub> +12	ns
t <sub>setup</sub>	Minimum MOSI setup time	4*T <sub>DSP</sub> +12	ns
t <sub>hold</sub>	Minimum MOSI hold time	4*T <sub>DSP</sub> +12	ns
t <sub>sclkh</sub>	Minimum SCK high time	8*T <sub>DSP</sub> +12	ns
t <sub>sclkL</sub>	Minimum SCK high low	8*T <sub>DSP</sub> +12	ns
t <sub>sssetup</sub>	Minimum SS setup time	8*T <sub>DSP</sub> +12	ns
t <sub>sshold</sub>	Minimum SS hold time	8*T <sub>DSP</sub> +12	ns
t <sub>ssw</sub>	Minimum SS pulse width	16*T <sub>DSP</sub> +24	ns

**Figure 14. BSPI Clocking Scheme**

## 7 INTER PROCESSOR TRANSPORT INTERFACE FOR ANTENNA DIVERSITY

Figure 15. High Speed Synchronous Serial Interface - HS<sup>3</sup>I





Table 19.

( $T_j = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD} = 1.7\text{V}$  to  $1.9\text{V}$ ,  $V_{DD3} = 3.15\text{V}$  to  $3.45\text{V}$ )

Timing	Description	Value	Unit
$T_{DSP}$	Internal DSP Clock Period (Typical 1/74.1MHz)	13.495	
$t_{mbcc}$	MBC minimum Clock Cycle	$8 \cdot T_{DSP}$	ns
$t_{mbco}$	MBC active edge to master data out valid	4	ns
$t_{mbcs}$	MBC active edge to master synch valid	4	ns
$t_{sdos}$	Slave Data Out setup time	6	ns

Note  $T_{DSP} = \text{DSP master clock cycle time} = 1/F_{DSP}$

## 8 I<sup>2</sup>C TIMING

Figure 16. DSP and RDS I<sup>2</sup>C BUS Timings.




Table 20.

(T<sub>j</sub> = -40°C to 125°C; V<sub>DD</sub> = 1.7V to 1.9V, V<sub>DD3</sub> = 3.15V to 3.45V)

Symbol	Parameter	Test Condition	Standard Mode I <sup>2</sup> C BUS		Fast Mode I <sup>2</sup> C BUS		Unit
			Min.	Max.	Min.	Max.	
F <sub>SCL</sub>	SCLI clock frequency		0	100	0	400	kHz
t <sub>BUFS</sub>	Bus free between a STOP and Start Condition		4800	–	1300	–	ns
t <sub>HD:STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated		4800	–	600	–	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4800	–	1300	–	ns
t <sub>HIGH</sub>	HIGH period of the SCL clock		4800	–	600	–	ns
t <sub>SU:STA</sub>	Set-up time for a repeated start condition		4800	–	600	–	ns
t <sub>HD:DAT</sub>	DATA hold time		0	–	0	900	ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	C <sub>b</sub> in pF	–	300	12+0.1C <sub>b</sub>	300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals	C <sub>b</sub> in pF	–	300	12+0.1C <sub>b</sub>	300	ns
t <sub>SU:STO</sub>	Set-up time for STOP condition		4800	–	600	–	ns
t <sub>SU:DAT</sub>	Data set-up time		250	–	250	–	ns
C <sub>b</sub>	Capacitive load for each bus line		10	400	10	400	pF

## 9 FUNCTIONAL DESCRIPTION

The TDA7580 IC offers a solution for high performance FM/AM Car Radio receivers. The high processing power allows Audio processing of both internal and external Audio source.

The processing engine is based on a 24bit programmable DSP, with separate banks of Program and Data RAMs. A number of hardware modules (peripherals) help in the algorithm implementation of channel equalization and FM/AM Baseband post-processing.

The HW architecture allows to perform Dual Tuner Diversity. In this case two TDA7580 are needed: one device must be configurated as Master, generates the clock and controls the main data interfaces. The second device becomes Slave and converts the second IF path, as well as helps the first chip as co-processor.

### 9.1 24-BIT DSP CORE

Some capabilities of the DSP are listed below:

- Single cycle multiply and accumulate with convergent rounding and condition code generation
- 24 x 24 to 56-bit MAC Unit
- Double precision multiply
- Scaling and saturation arithmetic
- 48-bit or 2 x 24-bit parallel moves
- 64 interrupt vector locations
- Fast or long interrupts possible
- Programmable interrupt priorities and masking
- Repeat instruction and zero overhead DO loops
- Hardware stack capable of nesting combinations of 7 DO loops or 15 interrupts/subroutines
- Bit manipulation instructions possible on all registers and memory locations, also Jump on bit test
- 4 pin serial debug interface
- Debug access to all internal registers, buses and memory locations
- 5 word deep program address history FIFO
- Hardware and software breakpoints for both program and data memory accesses
- Debug Single stepping, Instruction injection and Disassembly of program memory

### 9.2 DSP PERIPHERALS

- Clock Generation Unit (CGU)
- Stereo Decoder (HWSTER)
- Serial Audio Interface (SAI)
- Tuner AGC Keying DAC (KEYDAC)
- Programmable I/O Interface (I2C/BSP)
- Asynchronous Sample Rate Converter (ASRC)
- IF Band Pass Sigma Delta Modulator (IFADC)
- Digital Down Converter (DDC)
- Discriminator (CORDIC)
- RDS
- Tuner Diversity HS<sup>3</sup>I

### 9.3 DSP PERIPHERALS

The peripherals are mapped in the X-memory space.

Most of them can be handled by interrupt, with software programmable priority.

Peripherals running at very high rate have direct access to X and Y Data Bus for very fast movement from or to the core, by mean of single cycle instruction.

### 9.4 CLOCK GENERATION UNIT (CGU) and OSCILLATOR

This unit is responsible for supplying all necessary clocks and synchronization signals to the whole chip.

The control status register of this unit contains information about the current working mode (oscillator [master mode] or clock buffer [slave mode]), the tuner clock frequency setting, the general setup of the oscillator. This last function is performed inside the CGU, that establishes -using a self-trimming algorithm- which are the current values that can bias the oscillator: this feature lets the oscillator be independent from process parameters variation. The values of bias current are stored in the control status register of the CGU: 4 bits for the coarse current steps and 6 bits for the fine current steps.

In Slave mode the oscillator behaves as a buffer: the chip can be then driven using an external clock. The clock divider, placed in this unit, generates the tuner reference clock and can be programmed for frequencies down to 9KHz with selectable duty cycle and from 4.4Hz to 9KHz with duty cycle 50%.

### 9.5 STEREO DECODER (HWSTER)

The fully digital hardware stereo decoder does all the signal processing necessary to demodulate an FM MPX signal which is prepared by the channel equalization algorithm in the digital IF sampling device.

It makes up of pilot tone dependent Mono/Stereo switching as well as stereoblend and highcut.

Selectable deemphasis time constant allow the use of this module for different FM radio receiver standards.

There are built-in filters for field strength processing. In order to obtain the maximum flexibility the field strength processing and noise cancellation, however, are implemented as software inside the programming DSP, which has to provide control signals for the stages softmute, stereoblend, and highcut.

### 9.6 SERIAL AUDIO INTERFACE (SAI)

The two SAI modules have been embedded in such a way great flexibility is available in their use.

The two modules are fully separate and they each have a Receive and a Transmit channel, as well as they can be selected as either master or slave.

The bit clocks and Left&Right clocks are routed through the pins, so the audio interface can be chosen to be adapted to a large variety of application.

One SAI transmit channel can have the Asynchronous Sample Rate Converter in front, thus separate different audio rate domains.

Additional features are:

- support of 16/24/32 bit word length
- programmable left/right clock polarity
- programmable rising/falling edge of the bit clock for data valid
- programmable data shift direction, MSB or LSB received/transmitted first

## 9.7 I<sup>2</sup>C INTERFACES

The inter Integrated Circuit bus is a single bidirectional two-wire bus used for efficient inter IC control. All I<sup>2</sup>C bus compatible devices incorporate an on-chip interface which allows them communicate directly with each other via the I<sup>2</sup>C bus.

Every component hooked up to the I<sup>2</sup>C bus has its own unique address whether it is a CPU, memory or some other complex function chip. Each of these chips can act as a receiver and /or transmitter on its functionality.

Two pins are used to interface both I<sup>2</sup>C of the DSP and RDS, which have different internal I<sup>2</sup>C address, thus reducing the on-board pin interconnections.

## 9.8 SERIAL PERIPHERAL INTERFACES

The DSP and RDS can have this serial interface, alternative to the I<sup>2</sup>C one. DSP and RDS SPI modules have separate pin for chip select.

The DSP SPI has a ten 24bit-words deep FIFO for both receive and transmit sections, which reduces DSP processing overhead even at high data rate.

The serial interface is needed to exchange commands and data over the LAN. During an SPI transfer, data is transmitted and received simultaneously. A serial clock line synchronizes shifting and sampling of the information on the two serial data lines. A slave select line allows individual selection of a slave SPI device.

When an SPI transfer occurs an 8-bit word is shifted out one data pin while another 8-bit character is simultaneously shifted in a second data pin. The central element in the SPI system is the shift register and the read data buffer. The system is single buffered in the transfer direction and double buffered in the receive direction.

## 9.9 HIGH SPEED SERIAL SYNCHRONOUS INTERFACE (HS<sup>3</sup>I)

The High Speed Serial Synchronous Interface is a module to send and receive data at high rate (up to 9.25Mbit/s per channel) in order to exchange data between 2 separate TDA7580 chip.

The exchanged data are related to signals that are used to increase reception quality in Car Radio systems, which make use of Antenna Diversity based upon two separate antenna and tuner sections.

The channel synchronization clock has a programmable duty cycle, so to reduce in-band harmonics noise.

## 9.10 TUNER AGC KEYING DAC (KEYDAC)

This DAC provides the front-end tuner with an analogue signal to be used to control the Automatic Gain Controlled stage, thus giving all time the best voltage dynamic range at the IFADC input.

## 9.11 ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC)

This hardware module provides a very flexible way to adapt the internal audio rate, to the one of an external source. It does not require further work off the DSP.

There is no need to explicitly configure the input and the output sample rates, as the ASRC solves this problem with an automatic Digital Ratio Locked Loop.

Main features are:

- Automatic Tracking of Sample Frequency
- Fully Digital Ratio Locked Loop
- Sampling Clock Jitter Rejection
- Up-conversion up to 1:2 Ratio
- Linear Phase

## 9.12 IF BAND PASS SIGMA DELTA ANALOGUE TO DIGITAL CONVERTER (IFADC)

The IFADC is a Band Pass Sigma Delta A to D converter with sampling rate of 37.05MHz (nominal) and notch frequency of 10.7MHz. The structure is a second order switched capacitor multi bit modulator with self calibration algorithm to adjust the notch frequency.

The differential ended input allows 4.0Vpp voltage dynamic range, and reduces the inferred noise back to the previous stage (tuner), and in turn gives high rejection to common mode noises.

The high linearity (very high IMD) is needed to fulfill good response of the channel equalization algorithm. Low thermal and 1/f noise assures high dynamic range.

## 9.13 DIGITAL DOWN CONVERTER (DDC)

The DDC module allows to evaluate the in-phase and quadrature components of the incoming digital IF signal.

The I and Q computation is performed by the DDC block, which at the same time shifts down to 0-IF frequency the incoming digital signal.

After the down conversion the rate is still very high (at the 37.05MHz rate); a SincK filter samples data down by a factor of 32, decreasing it to 1.1578MHz. An additional decimation is performed by the subsequent FIR filters, thus lowering the data rate at the final 289.45kHz, being the MPX data rate.

## 9.14 RDS

The RDS block is an hardware cell able to process RDS/RBDS signal, intended for recovering the inaudible RDS/RBDS information which are transmitted by most of FM radio broadcasting stations.

It comprises of the following:

- Demodulation of the European Radio Data System (RDS)
- Demodulation of the US Radio Broadcast Data System (RDBS)
- Automatic Group and Block synchronisation with flywheel mechanism
- Error Detection and Correction
- RAM buffer with a storage capacity of 24 RDS blocks and related status information
- I<sup>2</sup>C and SPI interface, with pins shared with the DSP I<sup>2</sup>C/SPI

After filtering the oversampled MPX signal, the RDS/RBDS demodulator extracts the RDS Data Clock, RDS Data signal and the Quality information.

The following RDS/RBDS decoder synchronizes the bitwise RDS stream to a group and block wise information. This processing also includes error detection and error correction algorithms.

In addition, an automatic flywheel control avoids exhausting data exchange between RDS/RBDS processor and the host.

## 9.15 AM/FM Detector(CORDIC)


The AM/FM detector is a fully programmable peripheral used to detect the phase, amplitude and frequency information of an input complex signal (in-phase and quadrature signals). It can be used to demodulate PM, AM and FM modulated signals. The detection is performed using a high accuracy CORDIC algorithm, working essentially as a cartesian to polar transformer.

Four CORDICs are available to allow concurrent software calls.

## 10 APPLICATION DIAGRAMS


Hereafter some example of TDA7580 connected to other devices in master and in slave mode.

**Figure 17. Radio Mode with external Slave Audio DAC**




In this mode an external Slave Stereo DAC, like the ST TDA7535, can be easily connected and the TDA7580 outputs the Audio from Radio station at  $36\text{kHz}$  rate.

**Figure 18. Radio Mode with external Master Audio Device**



An external digital Audio device is connected externally as a digital audio master, and the internal TDA7580 Sample Rate Converter is responsible for the conversion from internal  $36\text{kHz}$  to the external Audio Rate.

Figure 19. Audio Mode with external Slave Audio Device




The 2 stereo channel Serial Audio Interface of the TDA7580 chip allows a very flexible application in which external Audio Source/Sinks can be connected.

The example shows an external CD player digital output giving the main  $F_s$  audio rate of the whole system. This rate is also the one of the external DACs and an ADC, being configured as slave.

## 10.1 ELECTRICAL APPLICATION SCHEME


The following application diagram must be considered an example. For the real application set-up refers the application notes are necessary.

## Figure 20. Application Diagram Example



## 11 PACKAGE MARKING

MARKABLE FACE : TOP



### LEGEND

- Unmarkable Surface
- Marking Composition Field

- a - PIN1-REF
- A - MARKING AREA
- B - MARKING AREA (empty)
- C - TRACEABILITY CODE  
(WATNNYYWW)
- D - COUNTRY OF ORIGIN
- E - STANDARD ST LOGO


### TRACEABILITY CODE:

- W - Wafer Fab Site Code
- A - Assembly Site Code
- T - Testing Site Code
- NN - Testing Sequential Number
- YY - Year
- WW - Week


Figure 21. TQFP64 Mechanical Data &amp; Package Dimensions

DIM.	mm			inch		
	MIN.	Typ.	MAX.	MIN.	Typ.	MAX.
A			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
B	0.17	0.22	0.27	0.0066	0.0086	0.0106
C	0.09			0.0035		
D	11.80	12.00	12.20	0.464	0.472	0.480
D1	9.80	10.00	10.20	0.386	0.394	0.401
D3		7.50			0.295	
e		0.50			0.0197	
E	11.80	12.00	12.20	0.464	0.472	0.480
E1	9.80	10.00	10.20	0.386	0.394	0.401
E3		7.50			0.295	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0393	
K	0° (min.), 3.5° (min.), 7°(max.)					
ccc			0.080			0.0031

## OUTLINE AND MECHANICAL DATA



TQFP64 (10 x 10 x 1.4mm)



**Table 21. Revision History**

Date	Revision	Description of Changes
January 2004	1	Migrated from ST-Press DMS to EDOCS DMS.
June 2004	2	Changed the style-look following the "Corporate Technical Publications Design Guide. Changed the maturity from Product Preview to Final.
December 2004	3	Included legend for I/O definition. Included separated specification for the 2 SPI (BSPI and RDS-SPI). Upgraded all table with temperature range and electrical/timing parameters. Changed description of the Pin 6 in the Table 5. Added 9.15 AM/FM Detector(CORDIC) sub section.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)