Multiformat 11-Bit Triple DAC Video Encoder

ADV7330

FEATURES

High Definition Input Formats
8-Bit or 16-Bit (4:2:2) Parallel YCrCb Compliant with:
- SMPTE 293M (525p)
- BTA T-1004 EDTV2 525p
- ITU-R BT.1358 (525p/625p)
- ITU-R BT.1362 (525p/625p)
- SMPTE 274M (1080i) at 30 Hz and 25 Hz
- SMPTE 296M (720p)
- Other High Definition Formats Using Async Timing Mode

High Definition Output Formats
- YPrPb Progressive Scan (EIA-770.1, EIA-770.2)
- YPrPb HDTV (EIA 770.3)
- RGB, RGBHV
- CGMS-A (720p/1080i)
- Macrovision® Rev 1.1 (525p/625p)
- CGMS-A (525p)

Standard Definition Input Formats
- CCIR-656 4:2:2 8-Bit or 16-Bit Parallel Input

Standard Definition Output Formats
- Composite NTSC M/N
- Composite PAL M/N/B/D/G/H/I, PAL-60
- SMPTE 170M NTSC Compatible Composite Video
- ITU-R BT.470 PAL Compatible Composite Video
- S-Video (Y/C)
- EuroScart RGB
- Component YPrPb (Betacam, MII, SMPTE/EBU N10)
- Macrovision Rev 7.1.L1
- CGMS/WSS
- Closed Captioning

GENERAL FEATURES

Programmable DAC Gain Control
Sync Outputs in All Modes
On-Board Voltage Reference
Three 11-Bit Precision Video DACs
2-Wire Serial I²C® Interface, Open Drain Configuration
Dual I/O Supply 2.5 V/3.3 V Operation
Analog and Digital Supply 2.5 V
On-Board PLL
64-Lead LQFP Package
Lead (Pb) Free Product

APPLICATIONS

SD/PS DVD Recorders/Players
SD/Prog Scan/HDTV Display Devices
SD/HDTV Set Top Boxes

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADV®7330 is a high speed, digital-to-analog encoder on a single monolithic chip. It includes three high speed video D/A converters with TTL compatible inputs.

The ADV7330 has separate 8-bit or 16-bit input ports that accept data in high definition or standard definition video format. For all standards, external horizontal, vertical, and blanking signals or EAV/SAV timing codes control the insertion of appropriate synchronization signals into the digital data stream and therefore the output signal.

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 **www.analog.com**
Fax: 781/326-8703 **© 2004 Analog Devices, Inc. All rights reserved.**

DETAILED FEATURES

High Definition Programmable Features (720p/1080i)
- 2× Oversampling (148.5 MHz)
- Internal Test Pattern Generator (Color Hatch, Black Bar, Flat Field/Frame)
- Fully Programmable YCrCb to RGB Matrix
- Gamma Correction
- Programmable Adaptive Filter Control
- Programmable Sharpness Filter Control
- CGMS-A (720p/1080i)

Programmable Features (525p/625p)
- 8× Oversampling
- Internal Test Pattern Generator (Color Hatch, Black Bar, Flat Frame)
- Individual Y and PrPb Output Delay
- Gamma Correction
- Programmable Adaptive Filter Control
- Fully Programmable YCrCb to RGB/Matrix
- Undershoot Limiter
- Macrovision Rev 1.1 (525p/625p)
- CGMS-A (525p)

Standard Definition Programmable Features
- 16× Oversampling
- Internal Test Pattern Generator (Colorbars, Black Bar)
- Controlled Edge Rates for Sync, Active Video
- Individual Y and PrPb Output Delay
- Gamma Correction
- Digital Noise Reduction (DNR)
- Multiple Chroma and Luma Filters
- Luma-SSAF™ Filter with Programmable Gain/Attenuation
- PrPb SSAF™
- Separate Pedestal Control on Component and Composite/S-Video Outputs
- VCR FF/RW Sync Mode
- Macrovision Rev 7.1.L1
- CGMS/WSS
- Closed Captioning

Standards Directly Supported

Resolution	Frame Rate (Hz)	Clk Input (MHz)	Standard
720 × 480	29.97	27	ITU-R BT.656
720 × 576	25	27	ITU-R BT.656
720 × 483	59.94	27	SMPTE 293M
720 × 480	59.94	27	BTA T-1004
720 × 576	50	27	ITU-R BT.1362
1280 × 720	60	74.25	SMPTE 296M
1920 × 1080	30	74.25	SMPTE 274M
1920 × 1080	25	74.25	SMPTE 274M*

Other standards are supported in Async Timing Mode.
*SMPTE 274M-1998: System No. 6

DETAILED FUNCTIONAL BLOCK DIAGRAM



TABLE OF CONTENTS

ADV7330–SPECIFICATIONS

(V_{AA} = 2.375 V to 2.625 V, V_{DD} = 2.375 V to 2.625 V; V_{DD_IO} = 2.375 V to 3.6 V, V_{REF} = 1.235 V, R_{SET} = 3040 Ω, R_{LOAD} = 300 Ω. All specifications T_{MIN} to T_{MAX} (0°C to 70°C), unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Conditions
STATIC PERFORMANCE[1]					
(With No Oversampling Ratio)					
Resolution		11		Bits	
Integral Nonlinearity		1.5		LSB	
Differential Nonlinearity[2], +ve		0.5		LSB	
Differential Nonlinearity[2], –ve		1.0		LSB	
DIGITAL OUTPUTS					
Output Low Voltage, V_{OL}			0.4 [0.4][3]	V	I_{SINK} = 3.2 mA
Output High Voltage, V_{OH}	2.4 [2.0][3]			V	I_{SOURCE} = 400 μA
Three-State Leakage Current		±1.0		μA	V_{IN} = 0.4 V, 2.4 V
Three-State Output Capacitance		2		pF	
DIGITAL AND CONTROL INPUTS					
Input High Voltage, V_{IH}	2			V	
Input Low Voltage, V_{IL}			0.8	V	
Input Leakage Current		3		μA	V_{IN} = 2.4 V
Input Capacitance, C_{IN}		2		pF	
ANALOG OUTPUTS					
Full-scale Output Current	4.1	4.33	4.6	mA	
Output Current Range	4.1	4.33	4.6	mA	
DAC to DAC Matching		1.0		%	
Output Compliance Range, V_{OC}	0	1.0	1.4	V	
Output Capacitance, C_{OUT}		7		pF	
VOLTAGE REFERENCE					
Internal Reference Range, V_{REF}	1.15	1.235	1.3	V	
External Reference Range, V_{REF}	1.15	1.235	1.3	V	
V_{REF} Current[4]		±10		μA	
POWER REQUIREMENTS					
Normal Power Mode					
I_{DD}[5]		170	190[6]	mA	SD (16×)
		110		mA	PS (8×)
		95		mA	HDTV (2×)
I_{DD_IO}		1.0		mA	
I_{AA}[7, 8]		24	28	mA	
Sleep Mode					
I_{DD}		200		μA	
I_{AA}		10		μA	
I_{DD_IO}		250		μA	
Power Supply Rejection Ratio		0.01		%/%	

NOTES

[1]Oversampling disabled. Static DAC performance will be improved with increased oversampling ratios.

[2]DNL measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value; for –ve DNL, the actual step value lies below the ideal step value.

[3]Value in brackets for V_{DD_IO} = 2.375 V to 2.75 V.

[4]External current required to overdrive internal V_{REF}.

[5]I_{DD}, the circuit current, is the continuous current required to drive the digital core.

[6]Guaranteed maximum by characterization.

[7]I_{AA} is the total current required to supply all DACs including the V_{REF} circuitry and the PLL circuitry.

[8]All DACs on.

Specifications subject to change without notice.

DYNAMIC SPECIFICATIONS

(V_{AA} = 2.375 V to 2.625 V, V_{DD} = 2.375 V to 2.625 V; V_{DD_IO} = 2.375 V to 3.6 V, V_{REF} = 1.235 V, R_{SET} = 3040 Ω, R_{LOAD} = 300 Ω. All specifications T_{MIN} to T_{MAX} (0°C to 70°C), unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Conditions
PROGRESSIVE SCAN MODE					
Luma Bandwidth		12.5		MHz	
Chroma Bandwidth		5.8		MHz	
SNR		65.6		dB	Luma ramp unweighted
		72		dB	Flat field full bandwidth
HDTV MODE					
Luma Bandwidth		30		MHz	
Chroma Bandwidth		13.75		MHz	
STANDARD DEFINITION MODE					
Hue Accuracy		0.4		Degrees	
Color Saturation Accuracy		0.4		%	
Chroma Nonlinear Gain		1.2		±%	Referenced to 40 IRE
Chroma Nonlinear Phase		–0.2		±Degrees	
Chroma/Luma Intermodulation		0		±%	
Chroma/Luma Gain Inequality		97.0		±%	
Chroma/Luma Delay Inequality		–1.1		ns	
Luminance Nonlinearity		0.5		±%	
Chroma AM Noise		84		dB	
Chroma PM Noise		75.2		dB	
Differential Gain		0.20		%	NTSC
Differential Phase		0.15		Degrees	NTSC
SNR		59.1		dB	Luma ramp
		77.7		dB	Flat field full bandwidth

Specifications subject to change without notice.

TIMING SPECIFICATIONS (V_{AA} = 2.375 V to 2.625 V, V_{DD} = 2.375 V to 2.625 V; V_{DD_IO} = 2.375 V to 3.6 V, V_{REF} = 1.235 V, R_{SET} = 3040 Ω, R_{LOAD} = 300 Ω. All specifications T_{MIN} to T_{MAX} (0°C to 70°C), unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Conditions
MPU PORT[1]					
SCLOCK Frequency	0		400	kHz	
SCLOCK High Pulsewidth, t_1	0.6			µs	
SCLOCK Low Pulsewidth, t_2	1.3			µs	
Hold Time (Start Condition), t_3	0.6			µs	After this period, the first clock is generated
Setup Time (Start Condition), t_4	0.6			µs	Relevant for repeated start condition
Data Setup Time, t_5	100			ns	
SDATA, SCLOCK Rise Time, t_6			300	ns	
SDATA, SCLOCK Fall Time, t_7			300	ns	
Setup Time (Stop Condition), t_8	0.6			µs	
RESET Low Time	100			ns	
ANALOG OUTPUTS					
Analog Output Delay[2]		7		ns	
Output Skew		1		ns	
CLOCK CONTROL AND PIXEL PORT[3]					
f_{CLK}			27	MHz	Progressive scan mode
f_{CLK}		81		MHz	HDTV mode/async mode
Clock High Time, t_9	40			% of one clk cycle	
Clock Low Time, t_{10}	40			% of one clk cycle	
Data Setup Time, t_{11}[1]	2.0			ns	
Data Hold Time, t_{12}[1]	2.0			ns	
SD Output Access Time, t_{13}			15	ns	
SD Output Hold Time, t_{14}	5.0			ns	
HD Output Access Time, t_{13}			14	ns	
HD Output Hold Time, t_{14}	5.0			ns	
PIPELINE DELAY[4]		63		clk cycles	SD (2×, 16×)
		76		clk cycles	SD component mode (16×)
		35		clk cycles	PS (1×)
		41		clk cycles	PS (8×)
		36		clk cycles	HD (2×, 1×)

NOTES

[1]Guaranteed by characterization.

[2]Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of the DAC output full-scale transition.

[3]Data: C [9:0]; Y [9:0], S[9:0].
Control: $\overline{\text{HSYNC\_I/P}}$, $\overline{\text{VSYNC\_I/P}}$, $\overline{\text{BLANK\_I/P}}$, $\overline{\text{HSYNC\_O/P}}$, $\overline{\text{VSYNC\_O/P}}$, $\overline{\text{BLANK\_O/P}}$.

[4]SD, PS = 27 MHz, HD = 74.25 MHz.

Specifications subject to change without notice.



t_9 = CLOCK HIGH TIME
t_{10} = CLOCK LOW TIME
t_{11} = DATA SETUP TIME
t_{12} = DATA HOLD TIME

Figure 1. HD/PS 4:2:2 Input Mode (HD: Input Mode 010) (PS: Input Mode 001)



t_9 = CLOCK HIGH TIME
t_{10} = CLOCK LOW TIME
t_{11} = DATA SETUP TIME
t_{12} = DATA HOLD TIME

Figure 2. PS 4:2:2 1× 8-Bit Interleaved at 27 MHz Hsync/Vsync Input Mode (Input Mode 100)



t_9 = CLOCK HIGH TIME
t_{10} = CLOCK LOW TIME
t_{11} = DATA SETUP TIME
t_{12} = DATA HOLD TIME

*Y0, Cb, SEQUENCE AS PER SUBADDRESS 01h BIT 1

Figure 3. PS 4:2:2 1× 8-Bit Interleaved at 27 MHz EAV/SAV Input Mode (Input Mode 100)



t_9 = CLOCK HIGH TIME
t_{10} = CLOCK LOW TIME
t_{11} = DATA SETUP TIME
t_{12} = DATA HOLD TIME

Figure 4. PS 4:2:2 1× 8-Bit Interleaved at 54 MHz Hsync/Vsync I/P Mode (Input Mode 011)



t_9 = CLOCK HIGH TIME
t_{10} = CLOCK LOW TIME
t_{11} = DATA SETUP TIME
t_{12} = DATA HOLD TIME

Figure 5. PS 4:2:2 1× 8-Bit Interleaved at 54 MHz EAV/SAV Input Mode (Input Mode 011)



Figure 6. 8-Bit SD Pixel Input Mode (Input Mode 000)



Figure 7. 16-Bit SD Pixel Input Mode (Input Mode 000)



A = 16 CLK CYCLES FOR 525p
A = 12 CLK CYCLES FOR 626p
A = 44 CLK CYCLES FOR 1080i @ 30Hz, 25Hz
A = 70 CLK CYCLES FOR 720p
AS RECOMMENDED BY STANDARD

B (MIN) = 122 CLK CYCLES FOR 525p
B (MIN) = 132 CLK CYCLES FOR 625p
B (MIN) = 236 CLK CYCLES FOR 1080i @ 30Hz, 25Hz
B (MIN) = 300 CLK CYCLES FOR 720p

Figure 8. HD 4:2:2 Input Timing Diagram



Figure 9. PS 4:2:2, 1× 8-Bit Interleaved Input Timing Diagram



Figure 10. SD Timing Input for Timing Mode 1



Figure 11. MPU Port Timing Diagram

ABSOLUTE MAXIMUM RATINGS[1, 2]

V_{AA} to AGND . . . . . –0.3 V to +3.0 V
V_{DD} to DGND . . . . . –0.3 V to +3.0 V
V_{DD_IO} to GND_IO . . . . . –0.3 V to +4.6 V
Digital Input Voltage to DGND . . . . –0.3 V to V_{DD_IO} + 0.3 V
V_{AA} to V_{DD} . . . . . –0.3 V to +0.3 V
AGND to DGND . . . . . –0.3 V to +0.3 V
DGND to GND_IO . . . . . –0.3 V to +0.3 V
AGND to GND_IO . . . . . –0.3 V to +0.3 V
Ambient Operating Temperature (T_A) . . . . . 0°C to 70°C
Storage Temperature (T_S) . . . . . –65°C to +150°C
Infrared Reflow Soldering (20 secs) . . . . . 260°C

NOTES
[1] Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
[2] Analog output short circuit to any power supply or common can be of an indefinite duration.

THERMAL CHARACTERISTICS

θ_{JC} = 11°C/W
θ_{JA} = 47°C/W

The ADV7330 is a Pb-free, environmentally friendly product. It is manufactured using the most up-to-date materials and processes. The coating on the leads of each device is 100% pure Sn electroplate. The device is suitable for Pb-free applications, and is able to withstand surface-mount soldering at up to 255°C (±5°C).

In addition, it is backward compatible with conventional SnPb soldering processes. This means that the electroplated Sn coating can be soldered with Sn/Pb solder pastes at conventional reflow temperatures of 220°C to 235°C.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADV7330KST	0°C to 70°C	Low Profile Quad Flat Package	ST-64-2

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7330 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin Number	Mnemonic	I/O	Function
11, 57	DGND	G	Digital Ground.
2, 3, 14, 15, 51–55, 58–63	TEST0–TEST14	I	Not used, tie to DGND.
40	AGND	G	Analog Ground.
32	CLKIN	I	Pixel Clock Input for HD (74.25 MHz Only, PS (27 MHz), SD (27 MHz)).
36	COMP	O	Compensation Pin for DACs. Connect 0.1 μF capacitor from COMP pin to V_{AA}.
39	DAC A	O	CVBS/GREEN/Y Analog Output.
38	DAC B	O	Chroma/BLUE/Pb Analog Output.
37	DAC C	O	Luma/RED/Pr Analog Output.
25	$\overline{\text{BLANK\_I/P}}$	I	Video Blanking Control Signal. For HD and PS, this input is active high. For SD input, this input is active low.
23	$\overline{\text{HSYNC\_I/P}}$	I	Video Horizontal Sync Control Signal.
24	$\overline{\text{VSYNC\_I/P}}$	I	Video Vertical Sync Control Signal.
4–9, 12, 13	Y7–Y0	I	SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan data. The LSB is set up on Pin Y0.
16–18, 26–30	C7–C0	I	8-Bit SD/Progressive Scan/HDTV Input Port. The LSB is set up on Pin C0.
33	$\overline{\text{RESET}}$	I	This input resets the on-chip timing generator and sets the ADV7330 into the default register setting. Reset is an active low signal.
35	R_{SET}	I	A 3040 Ω resistor must be connected from this pin to AGND and is used to control the amplitudes of the DAC outputs.
22	SCLK	I	I^2C Port Serial Interface Clock Input.
21	SDA	I/O	I^2C Port Serial Data Input/Output.
20	ALSB	I	TTL Address Input. This signal sets up the LSB of the I^2C address. When this pin is tied low, the I^2C filter is activated, which reduces noise on the I^2C interface.
1	V_{DD_IO}	P	Power Supply for Digital Inputs and Outputs.

PIN FUNCTION DESCRIPTIONS (continued)

Pin Number	Mnemonic	I/O	Function
10, 56	V_{DD}	P	Digital Power Supply.
41	V_{AA}	P	Analog Power Supply.
45, 47	TEST15, TEST16	O	Not used, do not connect.
34	EXT_LF	I	External Loop Filter for the Internal PLL.
31	RTC_SCR_TR	I	Multifunctional Input: Real-Time Control (RTC) Input, Timing Reset Input, Subcarrier Reset Input.
48	$\overline{\text{BLANK\_O/P}}$	O	Video Blanking Control Signal. For HD and PS, this input is active high. For SD input, this output is active low.
50	$\overline{\text{HSYNC\_O/P}}$	O	Video Horizontal Sync Control Signal.
49	$\overline{\text{VSYNC\_O/P}}$	O	Video Vertical Sync Control Signal.
19	I^2C	I	This input pin must be tied high (V_{DD_IO}) for the ADV7330 to interface over the I^2C port.
64	GND_IO		Digital Input/Output Ground.
42–44	NC		No Connect.
46	V_{REF}	I/O	Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).

TERMINOLOGY

SD Standard definition video, conforming to ITU-R BT.601/656.
HD High definition video, such as progressive scan or HDTV.
PS Progressive scan video, conforming to SMPTE 293M, ITU-R BT.1358, BTA T-1004EDTC2, BTA1362
HDTV High definition television video, conforming to SMPTE 274M or SMPTE 296M.
YCrCb SD, PS, or HD component digital video.
YPrPb SD, PS, or HD component analog video.

MPU PORT DESCRIPTION

The ADV7330 supports a 2-wire serial (I^2C compatible) microprocessor bus driving multiple peripherals. This bus operates in an Open Drain configuration. Two inputs, serial data (SDA) and serial clock (SCL), carry information between any devices connected to the bus. Each slave device is recognized by a unique address. The ADV7330 has four possible slave addresses for both read and write operations. These are unique addresses for each device and are illustrated in Figure 12. The LSB sets either a read or write operation. Logic 1 corresponds to a read operation, while Logic 0 corresponds to a write operation. A1 is set by setting the ALSB pin of the ADV7330 to Logic 0 or Logic 1. When ALSB is set to 1, there is greater input bandwidth on the I^2C lines, which allows high speed data transfers on this bus. When ALSB is set to 0, there is reduced input bandwidth on the I^2C lines, which means that pulses of less than 50 ns will not pass into the I^2C internal controller. This mode is recommended for noisy systems.



Figure 12. ADV7330 Slave Address = D4h

To control the various devices on the bus, the following protocol must be followed. First the master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA, while SCL remains high. This indicates that an address/data stream will follow. All peripherals respond to the start condition and shift the next eight bits (7-bit address + R/$\overline{\text{W}}$ bit). The bits are transferred from MSB down to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is when the device monitors the SDA and SCL lines waiting for the start condition and the correct transmitted address. The R/$\overline{\text{W}}$ bit determines the direction of the data.

A Logic 0 on the LSB of the first byte means that the master will write information to the peripheral. A Logic 1 on the LSB of the first byte means that the master will read information from the peripheral.

The ADV7330 acts as a standard slave device on the bus. The data on the SDA pin is eight bits long, supporting the 7-bit addresses plus the R/$\overline{\text{W}}$ bit. It interprets the first byte as the device address and the second byte as the starting subaddress. There is a subaddress auto-increment facility. This allows data to be written to or read from registers in ascending subaddress sequence, starting at any valid subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without having to update all the registers.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCL high period, the user should issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the ADV7330 will not issue an acknowledge and will return to the idle condition. If in auto-increment mode the user exceeds the highest subaddress, the following action will be taken:

1. In read mode, the highest subaddress register contents will continue to be output until the master device issues a no acknowledge. This indicates the end of a read. A no acknowledge condition is when the SDA line is not pulled low on the ninth pulse.
2. In write mode, the data for the invalid byte will not be loaded into any subaddress register, a no acknowledge will be issued by the ADV7330, and the part will return to the idle condition.

Before writing to the subcarrier frequency registers, it is a requirement that the ADV7330 reset at least once after power-up.

The four subcarrier frequency registers must be updated starting with subcarrier frequency register 0 through subcarrier frequency register 3. The subcarrier frequency will not update until the last subcarrier frequency register byte has been received by the ADV7330.

Figure 13 illustrates an example of data transfer for a write sequence and the start and stop conditions. Figure 14 shows bus write and read sequences.

REGISTER ACCESS

The MPU can write to or read from all of the registers of the ADV7330 except the subaddress registers that are write-only registers. The subaddress register determines which register the next read or write operation accesses. All communications with the part go through the bus start with an access to the subaddress register. Then a read/write operation is performed from/to the target address, which then increments to the next address until a stop command on the bus is performed.

Register Programming

The following tables describe the functionality of each register. All registers can be read from as well as written to, unless otherwise stated.

Subaddress Register (SR7–SR0)

The communications register is an 8-bit write-only register. After the part has been accessed over the bus and a read/write operation is selected, the subaddress is set up. The subaddress register determines to/from which register the operation takes place.



Figure 13. Bus Data Transfer



Figure 14. Write and Read Sequence

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Register Reset Values (Shaded)
00h	Power Mode	Sleep Mode. With this control enabled, the current consumption is reduced to μA level. All DACs and the internal PLL cct are disabled. I^2C registers can be read from and written to in sleep mode.								0	Sleep Mode Off	FCh
										1	Sleep Mode On	
		PLL and Oversampling Control. This control allows the internal PLL cct to be powered down and the over-sampling to be switched off.							0		PLL On	
									1		PLL Off	
		DAC C. Power On/Off.						0			DAC C Off	
								1			DAC C On	
		DAC B. Power On/Off.					0				DAC B Off	
							1				DAC B On	
		DAC A. Power On/Off.				0					DAC A Off	
						1					DAC A On	
			x	x	x							Reserved
01h	Input Mode	BTA T-1004 or BT 1362 Compatibility.								0	Disabled	Only for PS dual-edge clk mode
										1	Enabled	
		Clock Edge							0		Cb Clocked on Rising Edge	Only for PS interleaved input at 27 MHz
									1		Y Clocked on Rising Edge	
		Reserved						0				
		Reserved					0					
		Input Mode		0	0	0					SD Input	38h
				0	0	1					PS Input	
				0	1	0					HDTV Input	
				0	1	1					PS 54 MHz Input	
				1	0	0					PS 27 MHz Input	
				1	0	1					Reserved	
				1	1	0					Reserved	
				1	1	1					Reserved	
		Reserved	0									

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
02h	Mode Register 0	Reserved							0	0	Zero must be written to these bits	20h
		Test Pattern Black Bar						0			Disabled	11h, Bit 2 must also be enabled
								1			Enabled	
		RGB Matrix					0				Disable Programmable RGB Matrix	
							1				Enable Programmable RGB Martix	
		Sync on RGB[1]				0					No Sync	
						1					Sync on all RGB Outputs	
		RGB/YUV Output			0						RGB component Outputs	
					1						YUV component Outputs	
		SD Sync		0							No Sync Output	
				1							Output SD Syncs on $\overline{\text{HSYNC\_O/P}}$, $\overline{\text{VSYNC\_O/P}}$, $\overline{\text{BLANK\_O/P}}$	
		HD Sync	0								No Sync Output	
			1								Output HD Syncs on $\overline{\text{HSYNC\_O/P}}$, $\overline{\text{VSYNC\_O/P}}$, $\overline{\text{BLANK\_O/P}}$	
03h	RGB Matrix 0								x	x	LSB for GY	03h
04h	RGB Matrix 1								x	x	LSB for RV	F0h
							x	x			LSB for BU	
					x	x					LSB for GV	
			x	x							LSB for GU	
05h	RGB Matrix 2		x	x	x	x	x	x	x	x	Bit 9–2 for GY	4Eh
06h	RGB Matrix 3		x	x	x	x	x	x	x	x	Bit 9–2 for GU	0Eh
07h	RGB Matrix 4		x	x	x	x	x	x	x	x	Bit 9–2 for GV	24h
08h	RGB Matrix 5		x	x	x	x	x	x	x	x	Bit 9–2 for BU	92h
09h	RGB Matrix 6		x	x	x	x	x	x	x	x	Bit 9–2 for RV	7Ch
0Ah			x	x	x	x	x	x	x	x	Reserved	
0Bh	DAC A,B,C Output Level[2]	Positive Gain to DAC Output Voltage	0	0	0	0	0	0	0	0	0%	00h
			0	0	0	0	0	0	0	1	0.018%	
			0	0	0	0	0	0	1	0	0.036%	
										…	……	
			0	0	1	1	1	1	1	1	7.382%	
			0	1	0	0	0	0	0	0	7.5%	
		Negative Gain to DAC Output Voltage	1	1	0	0	0	0	0	0	–7.5%	
			1	1	0	0	0	0	0	1	–7.382%	
			1	0	0	0	0	0	1	0	–7.364%	
										…	…….	
			1	1	1	1	1	1	1	1	–0.018%	
0Ch		Reserved										00h
0Dh		Reserved										00h
0Eh		Reserved										00h
0Fh		Reserved										00h

NOTES
[1]For more detail, refer to Appendix 7.
[2]For more detail on the programmable output levels, refer to the Programmable DAC Gain Control section.

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
10h	HD Mode Register 1	HD Output Standard							0	0	EIA770.2 Output	00h
									0	1	EIA770.1 Output	
									1	0	Output levels for Full Input Range	
									1	1	Reserved	
		HD Input Control Signals					0	0			$\overline{\text{HSYNC}}$, $\overline{\text{VSYNC}}$, $\overline{\text{BLANK}}$	
							0	1			EAV/SAV codes	
							1	0			Async Timing Mode	
							1	1			Reserved	
		HD 625p				0					525p	
						1					625p	
		HD 720p			0						1080i	
					1						720p	
		HD BLANK Polarity		0							BLANK Active High	
				1							BLANK Active Low	
		HD Macrovision for 525p/625p	0								Macrovision Off	
			1								Macrovision On	
11h	HD Mode Register 2	HD Pixel Data Valid								0	Pixel Data Valid Off	00h
										1	Pixel Data Valid On	
									0		Reserved	
		HD Test Pattern Enable						0			HD Test Pattern Off	
								1			HD Test Pattern On	
		HD Test Pattern Hatch/Field					0				Hatch	
							1				Field/Frame	
		HD VBI Open				0					Disabled	
						1					Enabled	
		HD Undershoot Limiter		0	0						Disabled	
				0	1						–11 IRE	
				1	0						–6 IRE	
				1	1						–1.5 IRE	
		HD Sharpness Filter	0								Disabled	
			1								Enabled	

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
12h	HD Mode Register 3	HD Y Delay with respect to falling edge of HSYNC						0	0	0	0 Clk Cycle	00h
								0	0	1	1 Clk Cycle	
								0	1	0	2 Clk Cycles	
								0	1	1	3 Clk Cycles	
								1	0	0	4 Clk Cycles	
		HD Color Delay with respect to falling edge of HSYNC			0	0	0				0 Clk Cycle	
					0	0	1				1 Clk Cycle	
					0	1	0				2 Clk Cycles	
					0	1	1				3 Clk Cycles	
					1	0	0				4 Clk Cycles	
		HD CGMS		0							Disabled	
				1							Enabled	
		HD CGMS CRC	0								Disabled	
			1								Enabled	
13h	HD Mode Register 4	HD Cr/Cb Sequence								0	Cb after Falling Edge of $\overline{\text{HSYNC}}$	4Ch
										1	Cr after Falling Edge of $\overline{\text{HSYNC}}$	
		Reserved							0		0 must be written to this bit.	
		Reserved						0			0 must be written to this bit.	
		Sinc Filter on DAC A, B, C					0				Disabled	
							1				Enabled	
		Reserved				0					0 must be written to this bit.	
		HD Chroma SSAF			0						Disabled	
					1						Enabled	
		Reserved		1								
		HD Double Buffering	0								Disabled	
			1								Enabled	
14h	HD Mode Register 5	HD Timing Reset								x	A low-high-low transition resets the internal HD timing counters.	00h
		1080i Frame Rate						0	0		30 Hz/2200 Total Samples/Line	
								0	1		25 Hz/2640 Total Samples/Line	
		Reserved			0	0	0				0 must be written to these bits.	
		HD Vsync/Field Input		0							Field Input	
				1							Vsync Input	
		Lines/Frame[1]	0								Update Field/Line Counter	
			1								Field/Line Counter Free Running	
15h	HD Mode Register 6	Reserved								0	0 must be written to this bit.	00h
		HD RGB Input							0		Disabled	
									1		Enabled	
		HD Sync on PrPb						0			Disabled	
								1			Enabled	
		HD Color DAC Swap					0				DAC E = Pr; DAC F = Pb	
							1				DAC E = Pb; DAC F = Pr	
		HD Gamma Curve A/B				0					Gamma Curve A	
						1					Gamma Curve B	
		HD Gamma Curve Enable			0						Disabled	
					1						Enabled	
		HD Adaptive Filter Mode		0							Mode A	
				1							Mode B	
		HD Adaptive Filter Enable	0								Disabled	
			1								Enabled	

NOTES

[1]When set to 0, the line and field counters automatically wrap around at the end of the field/frame of the standard selected. When set to 1, the field/line counters are free running and wrap around when external sync signals indicate so.

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
16h	HD Y Level[1]		x	x	x	x	x	x	x	x	Y Color Value	A0h
17h	HD Cr Level[1]		x	x	x	x	x	x	x	x	Cr Color Value	80h
18h	HD Cb Level[1]		x	x	x	x	x	x	x	x	Cb Color Value	80h
19h		Reserved										00h
1Ah		Reserved										00h
1Bh		Reserved										00h
1Ch		Reserved										00h
1Dh		Reserved										00h
1Eh		Reserved										00h
1Fh		Reserved										00h
20h	HD Sharpness Filter Gain	HD Sharpness Filter Gain Value A					0	0	0	0	Gain A = 0	00h
							0	0	0	1	Gain A = +1	
							..	..	..	..	……	
							0	1	1	1	Gain A = +7	
							1	0	0	0	Gain A = –8	
							..	..	..	..	……	
							1	1	1	1	Gain A = –1	
		HD Sharpness Filter Gain Value B	0	0	0	0					Gain B = 0	
			0	0	0	1					Gain B = +1	
			..	..	..	..					…….	
			0	1	1	1					Gain B = +7	
			1	0	0	0					Gain B = –8	
			..	..	..	..					……..	
			1	1	1	1					Gain B = –1	
21h	HD CGMS Data 0	HD CGMS Data Bits	0	0	0	0	C19	C18	C17	C16	CGMS 19–16	00h
22h	HD CGMS Data 1	HD CGMS Data Bits	C15	C14	C13	C12	C11	C10	C9	C8	CGMS 15–8	00h
23h	HD CGMS Data 2	HD CGMS Data Bits	C7	C6	C5	C4	C3	C2	C1	C0	CGMS 7–0	00h
24h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A0	00h
25h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A1	00h
26h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A2	00h
27h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A3	00h
28h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A4	00h
29h	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A5	00h
2Ah	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A6	00h
2Bh	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A7	00h
2Ch	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A8	00h
2Dh	HD Gamma A	HD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A9	00h
2Eh	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B0	00h
2Fh	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B1	00h
30h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B2	00h
31h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B3	00h
32h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B4	00h
33h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B5	00h
34h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B6	00h
35h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B7	00h
36h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B8	00h
37h	HD Gamma B	HD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B9	00h

NOTES
[1]For the internal test pattern only.

SR7-SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
38h	HD Adaptive Filter Gain 1	HD Adaptive Filter Gain 1 Value A					0	0	0	0	Gain A = 0	00h
							0	0	0	1	Gain A = +1	
							..	..	..	..	.....	
							0	1	1	1	Gain A = +7	
							1	0	0	0	Gain A = –8	
							..	..	..	..	.....	
							1	1	1	1	Gain A = –1	
		HD Adaptive Filter Gain 1 Value B	0	0	0	0					Gain B = 0	
			0	0	0	1					Gain B = +1	
			..	..	..	..					.....	
			0	1	1	1					Gain B = +7	
			1	0	0	0					Gain B = –8	
			..	..	..	..					.....	
			1	1	1	1					Gain B = –1	
39h	HD Adaptive Filter Gain 2	HD Adaptive Filter Gain 2 Value A					0	0	0	0	Gain A = 0	00h
							0	0	0	1	Gain A = +1	
							..	..	..	..	.....	
							0	1	1	1	Gain A = +7	
							1	0	0	0	Gain A = –8	
							..	..	..	..	.....	
							1	1	1	1	Gain A = –1	
		HD Adaptive Filter Gain 2 Value B	0	0	0	0					Gain B = 0	
			0	0	0	1					Gain B = +1	
			..	..	..	..					.....	
			0	1	1	1					Gain B = +7	
			1	0	0	0					Gain B = –8	
			..	..	..	..					.....	
			1	1	1	1					Gain B = –1	
3Ah	HD Adaptive Filter Gain 3	HD Adaptive Filter Gain 3 Value A					0	0	0	0	Gain A = 0	00h
							0	0	0	1	Gain A = +1	
							..	..	..	..	.....	
							0	1	1	1	Gain A = +7	
							1	0	0	0	Gain A = –8	
							..	..	..	..	.....	
							1	1	1	1	Gain A = –1	
		HD Adaptive Filter Gain 3 Value B	0	0	0	0					Gain B = 0	
			0	0	0	1					Gain B = +1	
			..	..	..	..					.....	
			0	1	1	1					Gain B = +7	
			1	0	0	0					Gain B = –8	
			..	..	..	..					.....	
			1	1	1	1					Gain B = –1	
3Bh	HD Adaptive Filter Threshold A	HD Adaptive Filter Threshold A Value	x	x	x	x	x	x	x	x	Threshold A	00h
3Ch	HD Adaptive Filter Threshold B	HD Adaptive Filter Threshold B Value	x	x	x	x	x	x	x	x	Threshold B	00h
3Dh	HD Adaptive Filter Threshold C	HD Adaptive Filter Threshold C Value	x	x	x	x	x	x	x	x	Threshold C	00h

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
3Eh		Reserved										00h
3Fh		Reserved										00h
40h	SD Mode Register 0	SD Standard							0	0	NTSC	00h
									0	1	PAL B, D, G, H, I	
									1	0	PAL M	
									1	1	PAL N	
		SD Luma Filter				0	0	0			LPF NTSC	
						0	0	1			LPF PAL	
						0	1	0			Notch NTSC	
						0	1	1			Notch PAL	
						1	0	0			SSAF Luma	
						1	0	1			Luma CIF	
						1	1	0			Luma QCIF	
						1	1	1			Reserved	
		SD Chroma Filter	0	0	0						1.3 MHz	
			0	0	1						0.65 MHz	
			0	1	0						1.0 MHz	
			0	1	1						2.0 MHz	
			1	0	0						Reserved	
			1	0	1						Chroma CIF	
			1	1	0						Chroma QCIF	
			1	1	1						3.0 MHz	
41h		Reserved										00h
42h	SD Mode Register 1	SD PrPb SSAF								0	Disabled	08h
										1	Enabled	
		SD DAC Output 1							0		Refer to the Output Configuration section	
									1			
		SD DAC Output 2						0			Refer to the Output Configuration section	
								1				
		SD Pedestal					0				Disabled	
							1				Enabled	
		SD Square Pixel				0					Disabled	
						1					Enabled	
		SD VCR FF/RW Sync			0						Disabled	
					1						Enabled	
		SD Pixel Data Valid		0							Disabled	
				1							Enabled	
		SD SAV/EAV Step Edge Control	0								Disabled	
			1								Enabled	
43h	SD Mode Register 2	SD Pedestal YPrPb Output								0	No Pedestal on YPrPb	00h
										1	7.5 IRE Pedestal on YPrPb	
		SD Output Levels Y							0		Y = 700 mV/300 mV	
									1		Y = 714 mV/286 mV	
		SD Output Levels PrPb					0	0			700 mV p-p (PAL); 1000 mV p-p (NTSC)	
							0	1			700 mV p-p	
							1	0			1000 mV p-p	
							1	1			648 mV p-p	
		SD VBI Open				0					Disabled	
						1					Enabled	
		SD CC Field Control		0	0						CC Disabled	
				0	1						CC on Odd Field Only	
				1	0						CC on Even Field Only	
				1	1						CC on Both Fields	
		Reserved	0								Reserved	

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
44h	SD Mode Register 3	SD VSYNC-3H								0	Disabled	00h
										1	$\overline{\text{VSYNC}}$ = 2.5 Lines (PAL) $\overline{\text{VSYNC}}$ = 3 Lines (NTSC)	
		SD RTC/TR/SCR*						0	0		Genlock Disabled	
								0	1		Subcarrier Reset	
								1	0		Timing Reset	
								1	1		RTC Enabled	
		SD Active Video Length					0				720 Pixels	
							1				710 (NTSC)/702 (PAL)	
		SD Chroma				0					Chroma Enabled	
						1					Chroma Disabled	
		SD Burst			0						Enabled	
					1						Disabled	
		SD Color Bars		0							Disabled	
				1							Enabled	
		SD DAC Swap	0								DAC B = Luma DAC C = Chroma	
			1								DAC B = Chroma DAC C = Luma	
45h	Reserved											00h
46h	Reserved											00h
47h	SD Mode Register 4	SD PrPb Scale								0	Disabled	00h
										1	Enabled	
		SD Y Scale							0		Disabled	
									1		Enabled	
		SD Hue Adjust						0			Disabled	
								1			Enabled	
		SD Brightness					0				Disabled	
							1				Enabled	
		SD Luma SSAF Gain				0					Disabled	
						1					Enabled	
		Reserved			0						0 must be written to this bit.	
		Reserved		0							0 must be written to this bit.	
		Reserved	0								0 must be written to this bit.	
48h	SD Mode Register 5	Reserved								0	0 must be written to this bit.	
		Reserved							0		0 must be written to this bit.	
		SD Double Buffering						0			Disabled	
								1			Enabled	
		SD Input Format					0				8-Bit Input	
							1				16-Bit Input	
		Reserved				0					0 must be written to this bit.	
		SD Digital Noise Reduction			0						Disabled	
					1						Enabled	
		SD Gamma Control		0							Disabled	
				1							Enabled	
		SD Gamma Curve	0								Gamma Curve A	
			1								Gamma Curve B	
49h	SD Mode Register 6	SD Undershoot Limiter							0	0	Disabled	00h
									0	1	–11 IRE	
									1	0	–6 IRE	
									1	1	–1.5 IRE	
		Reserved						0			0 must be written to this bit.	
		SD Black Burst Output on DAC Luma					0				Disabled	
							1				Enabled	
		SD Chroma Delay			0	0					Disabled	
					0	1					4 Clk Cycles	
					1	0					8 Clk Cycles	
					1	1					Reserved	
		Reserved		0							0 must be written to this bit.	
		Reserved	0								0 must be written to this bit.	

*See Figure 23, RTC Timing and Connections.

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
4Ah	SD Timing Register 0	SD Slave/Master Mode								0	Slave Mode	08h
										1	Master Mode	
		SD Timing Mode						0	0		Mode 0	
								0	1		Mode 1	
								1	0		Mode 2	
								1	1		Mode 3	
		SD $\overline{\text{BLANK}}$ Input					0				Enabled	
							1				Disabled	
		SD Luma Delay			0	0					No Delay	
					0	1					2 Clk Cycles	
					1	0					4 Clk Cycles	
					1	1					6 Clk Cycles	
		SD Min. Luma Value		0							– 40 IRE	
				1							– 7.5 IRE	
		SD Timing Reset	x	0	0	0	0	0	0	0	A low-high-low transition will reset the internal SD timing counters.	
4Bh	SD Timing Register 1	SD $\overline{\text{HSYNC}}$ Width							0	0	T_A = 1 Clk Cycle	00h
									0	1	T_A = 4 Clk Cycles	
									1	0	T_A = 16 Clk Cycles	
									1	1	T_A = 128 Clk Cycles	
		SD $\overline{\text{HSYNC}}$ to $\overline{\text{VSYNC}}$ Delay					0	0			T_B = 0 Clk Cycle	
							0	1			T_B = 4 Clk Cycles	
							1	0			T_B = 8 Clk Cycles	
							1	1			T_B = 18 Clk Cycles	
		SD $\overline{\text{HSYNC}}$ to $\overline{\text{VSYNC}}$ Rising Edge Delay (Mode 1 Only) $\overline{\text{VSYNC}}$ Width (Mode 2 Only)			x	0					$T_C = T_B$	
					x	1					$T_C = T_B + 32$ µs	
					0	0					1 Clk Cycle	
					0	1					4 Clk Cycles	
					1	0					16 Clk Cycles	
					1	1					128 Clk Cycles	
		$\overline{\text{HSYNC}}$ to Pixel Data Adjust	0	0							0 Clk Cycles	
			0	1							1 Clk Cycle	
			1	0							2 Clk Cycles	
			1	1							3 Clk Cycles	
4Ch	SD F_{SC} Register 0		x	x	x	x	x	x	x	x	Subcarrier Frequency Bit 7–0	16h
4Dh	SD F_{SC} Register 1		x	x	x	x	x	x	x	x	Subcarrier Frequency Bit 15–8	7Ch
4Eh	SD F_{SC} Register 2		x	x	x	x	x	x	x	x	Subcarrier Frequency Bit 23–16	F0h
4Fh	SD F_{SC} Register 3		x	x	x	x	x	x	x	x	Subcarrier Frequency Bit 31–24	21h
50h	SD F_{SC} Phase		x	x	x	x	x	x	x	x	Subcarrier Phase Bit 9–2	00h
51h	SD Closed Captioning	Extended Data on Even Fields	x	x	x	x	x	x	x	x	Extended Data Bit 7–0	00h
52h	SD Closed Captioning	Extended Data on Even Fields	x	x	x	x	x	x	x	x	Extended Data Bit 15–8	00h
53h	SD Closed Captioning	Data on Odd Fields	x	x	x	x	x	x	x	x	Data Bit 7–0	00h
54h	SD Closed Captioning	Data on Odd Fields	x	x	x	x	x	x	x	x	Data Bit 15–8	00h
55h	SD Pedestal Register 0	Pedestal on Odd Fields	17	16	15	14	13	12	11	10	Setting any of these bits to 1	00h
56h	SD Pedestal Register 1	Pedestal on Odd Fields	25	24	23	22	21	20	19	18	will disable pedestal on the	00h
57h	SD Pedestal Register 2	Pedestal on Even Fields	17	16	15	14	13	12	11	10	line number indicated by the	00h
58h	SD Pedestal Register 3	Pedestal on Even Fields	25	24	23	22	21	20	19	18	bit settings.	00h



Figure 15. Timing Register 1 in PAL Mode

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
59h	SD CGMS/WSS 0	SD CGMS Data					19	18	17	16	CGMS data bits C19-C16	00h
		SD CGMS CRC				0					Disabled	
						1					Enabled	
		SD CGMS on Odd Fields			0						Disabled	
					1						Enabled	
		SD CGMS on Even Fields		0							Disabled	
				1							Enabled	
		SD WSS	0								Disabled	
			1								Enabled	
5Ah	SD CGMS/WSS 1	SD CGMS/WSS Data			13	12	11	10	9	8	CGMS Data Bits C13–C8 or WSS Data Bits C13–C8	00h
			15	14							CGMS Data Bits C15–C14	00h
5Bh	SD CGMS/WSS 2	SD CGMS/WSS Data	7	6	5	4	3	2	1	0	CGMS/WSS Data Bits C7–C0	00h
5Ch	SD LSB Register	SD LSB for Y Scale Value							x	x	SD Y Scale Bit 1–0	
		SD LSB for U Scale Value					x	x			SD U Scale Bit 1–0	
		SD LSB for V Scale Value			x	x					SD V Scale Bit 1–0	
		SD LSB for F_{SC} Phase	x	x							Subcarrier Phase Bits 1–0	
5Dh	SD Y Scale	SD Y Scale Value	x	x	x	x	x	x	x	x	SD Y Scale Bit 7–2	00h
5Eh	SD V Scale	SD V Scale Value	x	x	x	x	x	x	x	x	SD V Scale Bit 7–2	00h
5Fh	SD U Scale	SD U Scale Value	x	x	x	x	x	x	x	x	SD U Scale Bit 7–2	00h
60h	SD Hue Register	SD Hue Adjust Value	x	x	x	x	x	x	x	x	SD Hue Adjust Bit 7–0	00h
61h	SD Brightness/ WSS	SD Brightness Value		x	x	x	x	x	x	x	SD Brightness Bit 6–0	00h
		SD Blank WSS Data	0								Disabled	Line 23
			1								Enabled	
62h	SD Luma SSAF	SD Luma SSAF Gain/Attenuation	0	0	0	0	0	0	0	0	–4 dB	00h
			0	0	0	0	0	1	1	0	0 dB	
			0	0	0	0	1	1	0	0	4 dB	
63h	SD DNR 0	Coring Gain Border					0	0	0	0	No Gain	00h
							0	0	0	1	+1/16 (–1/8)	In DNR modes the values in the parentheses apply.
							0	0	1	0	+2/16 (–2/8)	
							0	0	1	1	+3/16 (–3/8)	
							0	1	0	0	+4/16 (–4/8)	
							0	1	0	1	+5/16 (–5/8)	
							0	1	1	0	+6/16 (–6/8)	
							0	1	1	1	+7/16 (–7/8)	
							1	0	0	0	+8/16 (–1)	
		Coring Gain Data	0	0	0	0					No Gain	
			0	0	0	1					+1/16 (–1/8)	
			0	0	1	0					+2/16 (–2/8)	
			0	0	1	1					+3/16 (–3/8)	
			0	1	0	0					+4/16 (–4/8)	
			0	1	0	1					+5/16 (–5/8)	
			0	1	1	0					+6/16 (–6/8)	
			0	1	1	1					+7/16 (–7/8)	
			1	0	0	0					+8/16 (–1)	
64h	SD DNR 1	DNR Threshold			0	0	0	0	0	0	0	00h
					0	0	0	0	0	1	1	
					…	…	…	…	…	…	…	
					1	1	1	1	1	0	62	
					1	1	1	1	1	1	63	
		Border Area		0							2 Pixels	
				1							4 Pixels	
		Block Size Control	0								8 Pixels	
			1								16 Pixels	

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
65h	SD DNR 2	DNR Input Select						0	0	1	Filter A	00h
								0	1	0	Filter B	
								0	1	1	Filter C	
								1	0	0	Filter D	
		DNR Mode				0					DNR Mode	
						1					DNR Sharpness Mode	
		DNR Block Offset	0	0	0	0					0 Pixel Offset	
			0	0	0	1					1 Pixel Offset	
			…	…	…	…					…	
			1	1	1	0					14 Pixel Offset	
			1	1	1	1					15 Pixel Offset	
66h	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A0	00h
67h	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A1	00h
68h	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A2	00h
69h	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A3	00h
6Ah	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A4	00h
6Bh	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A5	00h
6Ch	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A6	00h
6Dh	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A7	00h
6Eh	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A8	00h
6Fh	SD Gamma A	SD Gamma Curve A Data Points	x	x	x	x	x	x	x	x	A9	00h
70h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B0	00h
71h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B1	00h
72h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B2	00h
73h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B3	00h
74h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B4	00h
75h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B5	00h
76h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B6	00h
77h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B7	00h
78h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B8	00h
79h	SD Gamma B	SD Gamma Curve B Data Points	x	x	x	x	x	x	x	x	B9	00h
7Ah	SD Brightness Detect	SD Brightness Value	x	x	x	x	x	x	x	x	Read-Only	
7Bh	Field Count Register	Field Count						x	x	x	Read-Only	
		Reserved					0				0 must be written to this bit.	
		Reserved				0					0 must be written to this bit.	
		Reserved			0						0 must be written to this bit.	
		Revision Code	x	x							Read-Only	
7C	Reserved											00h

SR7–SR0	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Reset Values
7Dh	Reserved											
7Eh	Reserved											
7Fh	Reserved											
80h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
81h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
82h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
83h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
84h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
85h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
86h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
87h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
88h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
89h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Ah	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Bh	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Ch	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Dh	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Eh	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
8Fh	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
90h	Macrovision	MV Control Bits	x	x	x	x	x	x	x	x		00h
91h	Macrovision	MV Control Bits								x		00h
			0	0	0	0	0	0	0		0 must be written to these bits.	

INPUT CONFIGURATION

Note that the ADV7330 defaults to progressive scan 54 MHz mode on power-up. Address(01h): Input Mode = 011

Standard Definition

Address(01h): Input Mode = 000

The 8-bit multiplexed input data is input on Pins Y7–Y0, with Y0 being the LSB. Input standards supported are ITU-R BT.601/656.

In 16-bit input mode the Y pixel data is input on Pins Y7–Y0 and CrCb data on Pins C7–C0.

Input sync signals are optional and are input on the $\overline{\text{VSYNC\_I/P}}$, $\overline{\text{HSYNC\_I/P}}$, and $\overline{\text{BLANK\_I/P}}$ pins.



Figure 16. SD Input Mode

Progressive Scan or HDTV Mode

Address(01h): Input Mode 001 or 010, Respectively

YCrCb progressive scan, HDTV, or any other HD YCrCb data can be input in 4:2:2. In 4:2:2 input mode, the Y data is input on Pins Y7–Y0 and the CrCb data on Pins C7–C0.

If the YCrCb data does not conform to SMPTE 293M (525p), ITU-R BT.1358M (625p), SMPTE 274M (1080i), SMPTE 296M (720p), or BTA T-1004/1362, the async timing mode must be used.



Figure 17. Progressive Scan Input Mode

Progressive Scan at 27 MHz (Dual Edge) or 54 MHz

Address(01h): Input Mode 100 or 111, Respectively

YCrCb progressive scan data can be input at 27 MHz or 54 MHz. The input data is interleaved onto a single 8-bit bus and is input on Pins Y7–Y0. When a 27 MHz clock is supplied, the data is clocked in on the rising and falling edge of the input clock and CLOCK EDGE [Address 01h, Bit 1] must be set accordingly.

The following figures show the possible conditions.



Figure 18a. Cb Data on Rising Edge—Clock Edge Address 01h Bit 1 Should be Set to 0



Figure 18b. Y Data on Rising Edge—Clock Edge Address 01h Bit 1 Should be Set to 1

With a 54 MHz clock, the data is latched on every rising edge.



Figure 18c. Input Sequence in PS Bit Interleaved Mode (EAV/SAV)



Figure 19. 1× 8-Bit PS at 27 MHz or 54 MHz

Table I provides an overview of possible input configurations.

Table I. Input Configurations

Input Format	Total Bits		Input Video	Input Pins	Subaddress	Register Setting
ITU-R BT.656	8	4:2:2	YCrCb	Y7–Y0	01h 48h	00h 00h
	16	4:2:2	Y	Y7–Y0	01h	00h
			YCrCb	C7–C0	48h	08h
PS	8 (27 MHz clock)	4:2:2	YCrCb	Y7–Y0	10h 13h	40h 40h
	8 (54 MHz clock)	4:2:2	YCrCb	Y7–Y0	10h 13h	30h 40h
	16	4:2:2	Y	Y7–Y0	01h	10h
			CrCb	C7–C0	13h	40h
HDTV	16	4:2:2	Y	Y7–Y0	01h	20h
			CrCb	C7–C0	13h	40h

OUTPUT CONFIGURATION

Tables II and III show which output signals are assigned to the DACs when according control bits are set.

Table II. Output Configuration in SD Mode

RGB/YPrPb Output 02h, Bit 5	SD DAC Output 1 42h, Bit 2	SD DAC Output 1 42h, Bit 1	SD DAC Swap 44h, Bit 7	DAC A	DAC B	DAC C
0	0	0	0	G	B	R
0	0	0	1	G	B	R
0	0	1	0	CVBS	Luma	Chroma
0	0	1	1	CVBS	Chroma	Luma
0	1	0	0	CVBS	B	R
0	1	0	1	CVBS	B	R
0	1	1	0	G	Luma	Chroma
0	1	1	1	G	Chroma	Luma
1	0	0	0	Y	Pb	Pr
1	0	0	1	Y	Pb	Pr
1	0	1	0	CVBS	Luma	Chroma
1	0	1	1	CVBS	Chroma	Luma
1	1	0	0	CVBS	Pb	Pr
1	1	0	1	CVBS	Pb	Pr
1	1	1	0	Y	Luma	Chroma
1	1	1	1	Y	Chroma	Luma

Table III. Output Configuration in HD/PS Mode

HD Input Format	RGB/YPrPb Output 02h, Bit 5	HD Color Swap 15h, Bit 3	DAC A	DAC B	DAC C
YCrCb 4:2:2	1	0	Y	Pb	Pr
YCrCb 4:2:2	1	1	Y	Pr	Pb
YCrCb 4:2:2	0	0	G	B	R
YCrCb 4:2:2	0	1	G	R	B

TIMING MODES

HD Async Timing Mode

[Subaddress 10h, Bit 3,2]

For any input data that does not conform to the standards selectable in input mode, Subaddress 10h, asynchronous timing mode can be used to interface to the ADV7330. Timing control signals for Hsync, Vsync, and Blank have to be programmed by the user. Macrovision and programmable oversampling rates are not available in async timing mode. In async mode, the PLL must be turned off [Subaddress 01h, Bit 1 = 1].

Figures 20a and 20b show an example of how to program the ADV7330 to accept a different high definition standard other than SMPTE 293M, SMPTE 274M, SMPTE 296M, or ITU-R BT.1358.

The following truth table must be followed when programming the control signals in async timing mode.

For standards that do not require a tri-sync level, $\overline{\text{BLANK\_I/P}}$ must be tied low at all times.



Figure 20a. Async Timing Mode—Programming Input Control Signals for SMPTE 295M Compatibility



Figure 20b. Async Timing Mode—Programming Input Control Signals for Bilevel Sync Signals

Table IV. Async Timing Mode Truth Table

$\overline{\text{HSYNC\_I/P}}$	$\overline{\text{VSYNC\_I/P}}$	$\overline{\text{BLANK\_I/P}}$*		Reference in Figures 20a and 20b
1 → 0	0	0 or 1	50% point of falling edge of tri-level horizontal sync signal	a
0	0 → 1	0 or 1	25% point of rising edge of tri-level horizontal sync signal	b
0 → 1	0 or 1	0	50% point of falling edge of tri-level horizontal sync signal	c
1	0 or 1	0 → 1	50% start of active video	d
1	0 or 1	1 → 0	50% end of active video	e

*When async timing mode is enabled, $\overline{\text{BLANK\_I/P}}$ (Pin 25) becomes an active high input.
$\overline{\text{BLANK\_I/P}}$ is set to active low at Address 10h, Bit 6.

HD Timing Reset
[Address 14h, Bit 0]
A timing reset is achieved in setting the HD timing reset control bit at Address 14h from 0 to 1. In this state, the horizontal and vertical counters will remain reset. When this bit is set back to 0, the internal counters will commence counting again. PLL must be powered off by this mode.

The minimum time the pin has to be held high is one clock cycle, otherwise this reset signal might not be recognized. This timing reset applies to the HD timing counters only.

SD Real-Time Control, Subcarrier Reset, Timing Reset [Subaddress 44h, Bit 2,1]

Together with the RTC_SCR_TR pin and SD Mode Register 3 [Address 44h, Bit 1,2], the ADV7330 can be used in timing reset mode, subcarrier phase reset mode, or RTC mode.

A timing reset is achieved in a low-to-high transition on the RTC_SCR_TR pin (Pin 31). In this state, the horizontal and vertical counters will remain reset. On releasing this pin (set to low), the internal counters will commence counting again, the field count will start on Field 1, and the subcarrier phase will also be reset.

The minimum time the pin has to be held high is one clock cycle; otherwise, this reset signal might not be recognized. This timing reset applies to the SD timing counters only.

In subcarrier phase reset, a low-to-high transition on the RTC_SCR_TR pin (Pin 31) will reset the subcarrier phase to zero on the field following the subcarrier phase reset when the SD RTC/TR/SCR control bits at Address 44h are set to 01.

This reset signal will have to be held high for a minimum of one clock cycle.

Since the field counter is not reset, it is recommended that the reset signal be applied in Field 7 [PAL] or Field 3 [NTSC]. The reset of the phase will then occur on the next field, i.e., Field 1 being lined up correctly with the internal counters. The field count register at Address 7Bh can be used to identify the number of the active field.

In RTC mode, the ADV7330 can be used to lock to an external video source. The real-time control mode allows the ADV7330 to automatically alter the subcarrier frequency to compensate for line length variations. When the part is connected to a device that outputs a digital data stream in the RTC format (such as an ADV7183A video decoder, see Figure 23), the part will automatically change to the compensated subcarrier frequency on a line by line basis. This digital data stream is 67 bits wide and the subcarrier is contained in Bits 0 to 21. Each bit is two clock cycles long. 00h should be written into all four subcarrier frequency registers when this mode is used.



Figure 21. Timing Reset Timing Diagram



Figure 22. Subcarrier Reset Timing Diagram

Reset Sequence

A reset is activated with a high-to-low transition on the $\overline{\text{RESET}}$ pin (Pin 33) according to the Timing Specifications. The ADV7330 will revert to the default output configuration.

Figure 24 illustrates the $\overline{\text{RESET}}$ sequence timing.

SD VCR FF/RW Sync
[Subaddress 42h, Bit 5]

In DVD record applications where the encoder is used with a decoder, the VCR FF/RW sync control bit can be used for nonstandard input video, i.e., in fast forward or rewind modes.

In fast forward mode, the sync information at the start of a new field in the incoming video usually occurs before the correct number of lines/fields are reached. In rewind mode, this sync signal usually occurs after the total number of lines/fields are reached. Conventionally this means that the output video will have corrupted field signals, one generated by the incoming video and one generated when the internal lines/field counters reach the end of a field.

When the VCR FF/RW sync control is enabled [Subaddress 42h, Bit 5], the lines/field counters are updated according to the incoming vsync signal, and the analog output matches the incoming vsync signal.

This control is available in all slave timing modes except Slave Mode 0.



NOTES
[1]F_{SC} PLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7330, F_{SC} DSS REGISTER IS F_{SC} PLL INCREMENTS BITS 21:0 PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE SUBCARRIER FREQUENCY REGISTERS OF THE ADV7330.
[2]SEQUENCE BIT.
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED.
NTSC: 0 = NO CHANGE.
[3]RESET BIT. RESET ADV7330 DSS.

Figure 23. RTC Timing and Connections



Figure 24. $\overline{\text{RESET}}$ Timing Sequence

Vertical Blanking Interval

The ADV7330 accepts input data that contains VBI data (such as CGMS, WSS, VITS) in SD and HD modes.

For SMPTE 293M (525p) standards, VBI data can be inserted on Lines 13 to 42 of each frame, or Lines 6 to 43 for the ITU-R BT.1358 [625p] standard.

For SD NTSC, this data can be present on Lines 10 to 20; in PAL, on Lines 7 to 22.

If VBI is disabled [Address 11h, Bit 4 for HD; Address 43h, Bit 4 for SD], VBI data is not present at the output and the entire VBI is blanked. These control bits are valid in all master and slave modes.

In Slave Mode 0, if VBI is enabled, the blanking bit in the EAV/SAV code is overwritten; it is possible to use VBI in this timing mode as well.

In Slave Mode 1 or 2, the BLANK control bit must be set to enabled [Address 4Ah, Bit 3] to allow VBI data to pass through the ADV7330; otherwise, the ADV7330 automatically blanks the VBI to standard.

If CGMS is enabled and VBI disabled, the CGMS data will nevertheless be available at the output.

SD Subcarrier Frequency Registers [Subaddress 4Ch–4Fh]

Four 8-bit wide registers are used to set up the subcarrier frequency. The value of these registers is calculated using the following equation:

$$Subcarrier\ Frequency\ Register = \frac{\#\ Subcarrier\ Frequency\ Value\ in\ one\ video\ line}{\#\ 27\ MHz\ \ clk\ cycles\ in\ one\ video\ line} \times 2^{32}$$

For example, NTSC mode,

$$Subcarrier\ Frequency\ Value = \left(\frac{227.5}{1716}\right) \times 2^{32} = 569408542$$

Subcarrier Register Value = 21F07C1Eh

SD F_{SC} Register 0: 1Eh
SD F_{SC} Register 1: 7Ch
SD F_{SC} Register 2: F0h
SD F_{SC} Register 3: 21h

Refer to the MPU Port Description section for details on how to access the subcarrier frequency registers.

Square Pixel Timing [Register 42h, Bit 4]

In square pixel mode, the timing diagrams in Figures 25 and 26 apply.



Figure 25. EAV/SAV Embedded Timing



Figure 26. Active Pixel Timing

FILTER SECTION

Table V shows an overview of the programmable filters available on the ADV7330.

Table V. Selectable Filters of the ADV7330

Filter	Subaddress
SD Luma LPF NTSC	40h
SD Luma LPF PAL	40h
SD Luma Notch NTSC	40h
SD Luma Notch PAL	40h
SD Luma SSAF	40h
SD Luma CIF	40h
SD Luma QCIF	40h
SD Chroma 0.65 MHz	40h
SD Chroma 1.0 MHz	40h
SD Chroma 1.3 MHz	40h
SD Chroma 2.0 MHz	40h
SD Chroma 3.0 MHz	40h
SD Chroma CIF	40h
SD Chroma QCIF	40h
SD UV SSAF	42h
HD Chroma Input	13h
HD Sinc Filter	13h
HD Chroma SSAF	13h

HD Sinc Filter



Filter 27. HD Sinc Filter Enabled



Figure 28. HD Sinc Filter Disabled

SD Internal Filter Response
[Subaddress 40h; Subaddress 42, Bit 0]

The Y filter supports several different frequency responses including two low-pass responses, two notch responses, an extended (SSAF) response with or without gain boost/attenuation, a CIF response, and a QCIF response. The UV filter supports several different frequency responses including six low-pass responses, a CIF response, and a QCIF response, as can be seen in the typical performance characteristics graphs on the following pages.

If SD SSAF gain is enabled, there is the option of 12 responses in the range of –4 dB to +4 dB [Subaddress 47, Bit 4]. The desired response can be chosen by the user by programming the correct value via the I^2C [Subaddress 62h]. The variation of frequency responses can be seen in the typical performance characteristics graphs on the following pages.

In addition to the chroma filters listed in Table VI, the ADV7330 contains an SSAF filter specifically designed for and applicable to the color difference component outputs, U and V.

This filter has a cutoff frequency of about 2.7 MHz and –40 dB at 3.8 MHz, as can be seen in Figure 29. This filter can be controlled with Address 42h, Bit 0.

If this filter is disabled, the selectable chroma filters shown in Table VI can be used for the CVBS or chroma signal.

Table VI. Internal Filter Specifications

Filter	Pass-Band Ripple (dB)[1]	3 dB Bandwidth (MHz)[2]
Luma LPF NTSC	0.16	4.24
Luma LPF PAL	0.1	4.81
Luma Notch NTSC	0.09	2.3/4.9/6.6
Luma Notch PAL	0.1	3.1/5.6/6.4
Luma SSAF	0.04	6.45
Luma CIF	0.127	3.02
Luma QCIF	Monotonic	1.5
Chroma 0.65 MHz	Monotonic	0.65
Chroma 1.0 MHz	Monotonic	1
Chroma 1.3 MHz	0.09	1.395
Chroma 2.0 MHz	0.048	2.2
Chroma 3.0 MHz	Monotonic	3.2
Chroma CIF	Monotonic	0.65
Chroma QCIF	Monotonic	0.5

NOTES
[1]Pass-band ripple refers to the maximum fluctuations from the 0 dB response in the pass band, measured in (dB). The pass band is defined to have 0 (Hz) to fc (Hz) frequency limits for a low-pass filter, 0 (Hz) to f1 (Hz) and f2 (Hz) to infinity for a notch filter, where fc, f1, f2 are the –3 dB points.
[2]3 dB bandwidth refers to the –3 dB cutoff frequency.



Figure 29. UV SSAF Filter

ADV7330–Typical Performance Characteristics



TPC 1. PS—UV (8× Oversampling Filter (Linear))



TPC 2. PS—UV (8× Oversampling Filter (SSAF))



TPC 3. PS—Y (8× Oversampling Filter)



TPC 4. PS—Y (8× Oversampling Filter (Pass Band))



TPC 5. HDTV—UV (2× Oversampling Filter)



TPC 6. HDTV—Y (2× Oversampling Filter)



TPC 7. Luma NTSC Low-Pass Filter



TPC 10. Luma PAL Notch Filter



TPC 8. Luma PAL Low-Pass Filter



TPC 11. Y-16× Oversampling Filter



TPC 9. Luma NTSC Notch Filter



TPC 12. Luma SSAF Filter up to 12 MHz



TPC 13. Luma SSAF Filter—Programmable Responses



TPC 14. Luma SSAF Filter—Programmable Gain



TPC 15. Luma SSAF Filter—Programmable Attenuation



TPC 16. Luma CIF LP Filter



TPC 17. Luma QCIF LP Filter



TPC 18. Chroma 3.0 MHz LP Filter



TPC 19. Chroma 2.0 MHz LP Filter



TPC 20. Chroma 1.3 MHz LP Filter



TPC 21. Chroma 1.0 MHz LP Filter



TPC 22. Chroma 0.65 MHz LP Filter



TPC 23. Chroma CIF LP Filter



TPC 24. Chroma QCIF LP Filter

COLOR CONTROLS AND RGB MATRIX

HD Y Level, Cr Level, Cb Level [Subaddress 16h–18h]

Three 8-bit wide registers at Addresses 16h, 17h, 18h are used to program the output color of the internal HD test pattern generator, whether it is the lines of the cross hatch pattern or the uniform field test pattern. They are not functional as color controls on external pixel data input. For this purpose, the RGB matrix is used.

The standard used for the values for Y and the color difference signals to obtain white, black, and the saturated primary and complementary colors conforms to the ITU-R BT.601-4 standard.

Table VII shows sample color values to be programmed into the color registers when output standard selection is set to EIA 770.2.

Table VII. Sample Color Values for EIA770.2 Output Standard Selection

Sample Color	Y Value	CR Value	CB Value
White	235 (EB)	128 (80)	128 (80)
Black	16 (10)	128(80)	128 (80)
Red	81 (51)	240 (F0)	90 (5A)
Green	145 (91)	34 (22)	54 (36)
Blue	41 (29)	110 (6E)	240 (F0)
Yellow	210 (D2)	146 (92)	16 (10)
Cyan	170 (AA)	16 (10)	166 (A6)
Magenta	106 (6A)	222 (DE)	202 (CA)

HD RGB Matrix [Subaddress 03h–09h]

When the programmable RGB matrix is disabled [Address 02h, Bit 3], the internal RGB matrix takes care of all YCrCb to YPrPb or RGB scaling according to the input standard programmed into the device.

When the programmable RGB matrix is enabled, the color components are converted according to the 1080i standard [SMPTE 274M]:

$$Y' = 0.2126R' + 0.7152G' + 0.0722B'$$
$$CB' = [0.5 / (1 - 0.0722)](B' - Y')$$
$$CR' = [0.5 / (1 - 0.2126)](R' - Y')$$

This is reflected in the preprogrammed values for GY = 138Bh, GU = 93h, GV = 3B, BU = 248h, RV = 1F0.

If another input standard is used, the scale values for GY, GU, GV, BU, and RV have to be adjusted according to this input standard. The user must consider that the color component conversion might use different scale values. For example, SMPTE 293M uses the following conversion:

$$Y' = 0.299R' + 0.587G' + 0.114B'$$
$$CB' = [0.5 / (1 - 0.114)](B' - Y')$$
$$CR' = [0.5 / (1 - 0.299)](R' - Y')$$

The programmable RGB matrix can be used to control the HD output levels in cases where the video output does not confirm to standards due to altering the DAC output stages such as termination resistors. The programmable RGB matrix is used for external HD data and is not functional when the HD test pattern is enabled.

Programming the RGB Matrix

The RGB matrix should be enabled [Address 02h, Bit 3], the output should be set to RGB [Address 02h, Bit 5], Sync on PrPb should be disabled [Address 15h, Bit 2], and Sync on RGB is optional [Address 02h, Bit 4].

GY at addresses 03h and 05h controls the output levels on the green signal, BU at 04h and 08h the blue signal output levels, and RV at 04h and 09h the red output levels. To control YPrPb output levels, YPrPb output should be enabled [Address 02h, Bit 5]. In this case, GY [Address 05h; Address 03, Bit 0–1] is used for the Y output, RV [Address 09h; Address 04, Bit 0–1] is used for the Pr output, and BU [Address 08h; Address 04h, Bit 2–3] is used for the Pb output.

If RGB output is selected, the RGB matrix scaler uses the following equations:

$$G = GY \times Y + GU \times Pb + GV \times Pr$$
$$B = GY \times Y + BU \times Pb$$
$$R = GY \times Y + RV \times Pr$$

If YPrPb output is selected, the following equations are used:

$$Y = GY \times Y$$
$$U = BU \times Pb$$
$$V = RV \times Pr$$

On power-up, the RGB matrix is programmed with default values.

Table VIII. RGB Matrix Default Values

Address	Default
03h	03h
04h	F0h
05h	4Eh
06h	0Eh
07h	24h
08h	92h
09h	7Ch

When the programmable RGB matrix is not enabled, the ADV7330 automatically scales YCrCb inputs to all standards supported by this part.

SD Luma and Color Control [Subaddresses 5Ch, 5Dh, 5Eh, 5Fh]

SD Y SCALE, SD Cr SCALE, and SD Cb SCALE are 10-bit wide control registers to scale the Y, U, and V output levels.

Each of these registers represents the value required to scale the U or V level from 0.0 to 2.0, and the Y level from 0.0 to 1.5 of its initial level. The value of these 10 bits is calculated using the following equation:

$$Y, U, \text{ or } V \text{ Scalar Value} = \text{Scale Factor} \times 512$$

For example:

Scale factor = 1.18

Y, U, or V Scalar Value = $1.18 \times 512 = 665.6$
Y, U, or V Scalar Value = 665 (*rounded to the nearest integer*)
Y, U, or V Scalar Value = 1010 0110 01*b*

Address 5Ch, SD LSB Register = 15h
Address 5Dh, SD Y Scale Register = A6h
Address 5Eh, SD V Scale Register = A6h
Address 5Fh, SD U Scale Register = A6h

SD Hue Adjust Value
[Subaddress 60h]
The hue adjust value is used to adjust the hue on the composite and chroma outputs.

These eight bits represent the value required to vary the hue of the video data, i.e., the variance in phase of the subcarrier during active video with respect to the phase of the subcarrier during the colorburst. The ADV7330 provides a range of ±22.5° increments of 0.17578125°. For normal operation (zero adjustment), this register is set to 80h. FFh and 00h represent the upper and lower limits (respectively) of adjustment attainable.

(Hue Adjust) [°] = 0.17578125° × (HCRd–128), for positive hue adjust value.

For example, to adjust the hue by +4°, write 97h to the hue adjust value register:

$$\left(\frac{4}{0.17578125}\right)+128=105d^{*}=97h$$

*rounded to the nearest integer

To adjust the hue by –4°, write 69h to the hue adjust value register:

$$\left(\frac{-4}{0.17578125}\right)+128=105d^{*}=69h$$

*rounded to the nearest integer

SD Brightness Control
[Subaddress 61h]
The brightness is controlled by adding a programmable setup level onto the scaled Y data. This brightness level may be added onto the scaled Y data. For NTSC with pedestal, the setup can vary from 0 IRE to 22.5 IRE. For NTSC without pedestal and PAL, the setup can vary from –7.5 IRE to +15 IRE.

The brightness control register is an 8-bit wide register. Seven bits of this 8-bit register are used to control the brightness level. This brightness level can be a positive or negative value.

For example:
Standard: NTSC with pedestal.
To add +20 IRE brightness level, write 28h to Address 61h, SD brightness.

$$[SD\,BrightnessValue]H=$$
$$[IRE\,Value\times 2.015631]H=$$
$$[20\times 2.015631]H=[40.31262]H=28H$$

Standard: PAL.
To add –7 IRE brightness level, write 72h to Address 61h, SD brightness.

$$\left[\left|IRE\,Value\right|\times 2.015631\right]=$$
$$\left[7\times 2.015631\right]=\left[14.109417\right]=0001110b$$
$$\left[0001110\right]into\,twos\,complement=\left[1110010\right]B=72h$$

Table IX. Brightness Control Values*

Setup Level in NTSC with Pedestal	Setup Level in NTSC No Pedestal	Setup Level in PAL	SD Brightness
22.5 IRE	15 IRE	15 IRE	1Eh
15 IRE	7.5 IRE	7.5 IRE	0Fh
7.5 IRE	0 IRE	0 IRE	00h
0 IRE	–7.5 IRE	–7.5 IRE	71h

*Values in the range of 3Fh to 44h might result in an invalid output signal.

SD Brightness Detect
[Subaddress 7Ah]
The ADV7330 allows monitoring of the brightness level of the incoming video data. Brightness detect is a read-only register.

Double Buffering
[Subaddress 13h, Bit 7; Subaddress 48h, Bit 2]
Double-buffered registers are updated once per field on the falling edge of the VSYNC signal. Double buffering improves the overall performance since modifications to register settings will not be made during active video, but take effect on the start of the active video.

Double buffering can be activated on the following HD registers: HD Gamma A and Gamma B curves, and HD CGMS registers. Double buffering can be activated on the following SD registers: SD Gamma A and Gamma B curves, SD Y scale, SD U scale, SD V scale, SD brightness, SD closed captioning, and SD Macrovision Bits 5–0.



Figure 30. Examples of Brightness Control Values

PROGRAMMABLE DAC GAIN CONTROL

DACs A, B, and C are controlled by Reg 0B. The I²C control registers will adjust the output signal gain up or down from its absolute level.



Figure 31. Programmable DAC Gain—Positive and Negative Gain

In Case A, the video output signal is gained. The absolute level of the sync tip and blanking level both increase with respect to the reference video output signal. The overall gain of the signal is increased from the reference signal.

In Case B, the video output signal is reduced. The absolute level of the sync tip and blanking level both decrease with respect to the reference video output signal. The overall gain of the signal is reduced from the reference signal.

The range of this feature is specified for ±7.5% of the nominal output from the DACs. For example, if the output current of the DAC is 4.33 mA, the DAC tune feature can change this output current from 4.008 mA (–7.5%) to 4.658 mA (+7.5%).

The reset value of the vid_out_ctrl registers is 00h → nominal DAC output current. Table X is an example of how the output current of the DACs varies for a nominal 4.33 mA output current.

Table X.

Register 0Ah or 0Bh	DAC Current (mA)	% Gain	
0100 0000 (40h)	4.658	7.5000	
0011 1111 (3Fh)	4.653	7.3820	
0011 1110 (3Eh)	4.648	7.3640	
...	...	...	
...	...	...	
0000 0010 (02h)	4.43	0.0360	
0000 0001 (01h)	4.38	0.0180	
0000 0000 (00h)	4.33	0.0000	(I²C Reset Value, Nominal)
1111 1111 (FFh)	4.25	–0.0180	
1111 1110 (FEh)	4.23	–0.0360	
...	...	...	
...	...	...	
1100 0010 (C2h)	4.018	–7.3640	
1100 0001 (C1h)	4.013	–7.3820	
1100 0000 (C0h)	4.008	–7.5000	

Gamma Correction
[Subaddress 24h–37h for HD, Subaddress 66h–79h for SD]
Gamma correction is available for SD and HD video. For each standard there are 20 8-bit wide registers. They are used to program the gamma correction curves A and B. HD gamma curve A is programmed at Addresses 24h–2Dh, HD gamma curve B at 2Eh–37h. SD gamma curve A is programmed at Addresses 66h–6Fh, SD gamma curve B at Addresses 70h–79h.

Generally, gamma correction is applied to compensate for the nonlinear relationship between signal input and brightness level output (as perceived on the CRT). It can also be applied wherever nonlinear processing is used.

Gamma correction uses the function

$$Signal_{OUT} = \left(Signal_{IN}\right)^{\gamma}$$

where γ = gamma power factor.

Gamma correction is performed on the luma data only. The user has the choice to use two different curves, curve A or curve B. At any one time, only one of these curves can be used. The response of the curve is programmed at 10 predefined locations. In changing the values at these locations, the gamma curve can be modified. Between these points, linear interpolation is used to generate intermediate values. Considering the curve to have a total length of 256 points, the 10 locations are at 24, 32, 48, 64, 80, 96, 128, 160, 192, 224. Locations 0, 16, 240, and 255 are fixed and cannot be changed.



Figure 32. Signal Input (Ramp) and Signal Output for Gamma 0.5

For the length of 16 to 240, the gamma correction curve has to be calculated as follows:

$$y = x^{\gamma}$$

where:

y = gamma corrected output
x = linear input signal
γ = gamma power factor

To program the gamma correction registers, the seven values for y have to be calculated using the following formula:

$$y_n = \left[\frac{x_{(n-16)}}{(240-16)}\right]^{\gamma} \times (240-16) + 16$$

where:

$x_{(n-16)}$ = Value for x along x-axis at points

n = 24, 32, 48, 64, 80, 96, 128, 160, 192 or 224

y_n = Value for y along the y-axis, which has to be written into the gamma correction register

For example:

$y_{24} = [(8 / 224)^{0.5} \times 224] + 16 = 58*$
$y_{32} = [(16 / 224)^{0.5} \times 224] + 16 = 76*$
$y_{48} = [(32 / 224)^{0.5} \times 224] + 16 = 101*$
$y_{64} = [(48 / 224)^{0.5} \times 224] + 16 = 120*$
$y_{80} = [(64 / 224)^{0.5} \times 224] + 16 = 136*$
$y_{96} = [(80 / 224)^{0.5} \times 224] + 16 = 150*$
$y_{128} = [(112 / 224)^{0.5} \times 224] + 16 = 174*$
$y_{160} = [(144 / 224)^{0.5} \times 224] + 16 = 195*$
$y_{192} = [(176 / 224)^{0.5} \times 224] + 16 = 214*$
$y_{224} = [(208 / 224)^{0.5} \times 224] + 16 = 232*$

*rounded to the nearest integer

The gamma curves in Figure 32 and 33 are examples only; any user defined curve is acceptable in the range of 16–240.



Figure 33. Signal Input (Ramp) and Selectable Gamma Output Curves

HD SHARPNESS FILTER CONTROL AND ADAPTIVE FILTER CONTROL
[Subaddress 20h, 38h–3Dh]

There are three filter modes available on the ADV7330: sharpness filter mode and two adaptive filter modes.

HD Sharpness Filter Mode

To enhance or attenuate the Y signal in the frequency ranges shown in the figures below, the following register settings must be used: HD sharpness filter must be enabled and HD adaptive filter enable must be set to disabled.

To select one of the 256 individual responses, the according gain values for each filter, which range from –8 to +7 , must be programmed into the HD sharpness filter gain register at Address 20h.

HD Adaptive Filter Mode

The HD adaptive filter threshold A, B, C registers, the HD adaptive filter gain 1, 2, 3 registers, and the HD sharpness filter gain register are used in Adaptive Filter mode. To activate the adaptive filter control, HD sharpness filter must be enabled and HD adaptive filter gain must be enabled.

The derivative of the incoming signal is compared to the three programmable threshold values: HD adaptive filter threshold A, B, C. The recommended threshold range is from 16–235, although any value in the range of 0–255 can be used.

The edges can then be attenuated with the settings in HD adaptive filter gain 1, 2, 3 registers and HD sharpness filter gain register. According to the settings of the HD adaptive filter mode control, there are two Adaptive Filter modes available:

1. Mode A is used when adaptive filter mode is set to 0. In this case, Filter B (LPF) will be used in the adaptive filter block. Also, only the programmed values for Gain B in the HD sharpness filter gain, HD adaptive filter gain 1, 2, 3 are applied when needed. The Gain A values are fixed and cannot be changed.
2. Mode B is used when adaptive filter gain is set to 1. In this mode a cascade of Filter A and Filter B is used. Both settings for Gain A and Gain B in the HD sharpness filter gain, HD adaptive filter gain 1, 2, 3 become active when needed.



Figure 34. Sharpness and Adaptive Filter Control Block

HD Sharpness Filter and Adaptive Filter Application Examples

HD Sharpness Filter Application

The HD sharpness filter can be used to enhance or attenuate the Y video output signal. The following register settings were used to achieve the results shown in the figures below. Input data was generated by an external signal source.

Table XI.

Address	Register Setting	Reference in Figure 35
00h	FCh	
01h	10h	
02h	20h	
10h	00h	
11h	81h	
20h	00h	a
20h	08h	b
20h	04h	c
20h	40h	d
20h	80h	e
20h	22h	f

The effect of the sharpness filter can also be seen when using the internally generated cross hatch pattern.

Table XII.

Address	Register Setting
00h	FCh
01h	10h
02h	20h
10h	00h
11h	85h
20h	99h

In toggling the sharpness filter enable bit [Address 11h, Bit 8], it can be seen that the line contours of the crosshatch pattern change their sharpness.



Figure 35. HD Sharpness Filter Control with Different Gain Settings for HS Sharpness Filter Gain Value

ADAPTIVE FILTER CONTROL APPLICATION

Figures 36 and 37 show a typical signal to be processed by the adaptive filter control block.



Figure 36. Input Signal to Adaptive Filter Control



Figure 37. Output Signal After Adaptive Filter Control

The following register settings were used to obtain the results shown in Figure 37, i.e., to remove the ringing on the Y signal.

Input data was generated by an external signal source.

Table XIII.

Address	Register Setting
00h	FCh
01h	10h
02h	20h
10h	00h
11h	81h
15h	80h
20h	00h
38h	ACh
39h	9Ah
3Ah	88h
3Bh	28h
3Ch	3Fh
3Dh	64h

All other registers are set as normal.

When changing the adaptive filter mode to Mode B [Address 15h, Bit 6], the following output can be obtained:



Figure 38. Output Signal from Adaptive Filter Control

The adaptive filter control can also be demonstrated using the internally generated crosshatch test pattern and toggling the adaptive filter control bit [Address 15h, Bit 7].

Table XIV.

Address	Register Setting
00h	FCh
01h	10h
02h	20h
10h	00h
11h	85h
15h	80h
20h	00h
38h	ACh
39h	9Ah
3Ah	88h
3Bh	28h
3Ch	3Fh
3Dh	64h

SD Digital Noise Reduction
[Subaddress 63h, 64h, 65h]
DNR is applied to the Y data only. A filter block selects the high frequency, low amplitude components of the incoming signal [DNR input select]. The absolute value of the filter output is compared to a programmable threshold value ['DNR threshold control]. There are two DNR modes available: DNR mode and DNR sharpness mode.

In DNR mode, if the absolute value of the filter output is smaller than the threshold, it is assumed to be noise. A programmable amount [coring gain border, coring gain data] of this noise signal will be subtracted from the original signal.

In DNR sharpness mode, if the absolute value of the filter output is less than the programmed threshold, it is assumed to be noise, as before. Otherwise, if the level exceeds the threshold now being identified as a valid signal, a fraction of the signal [coring gain border, coring gain data] will be added to the original signal in order to boost high frequency components and to sharpen the video image.

In MPEG systems, it is common to process the video information in blocks of 8 pixels × 8 pixels for MPEG2 systems, or 16 pixels × 16 pixels for MPEG1 systems [block size control]. DNR can be applied to the resulting block transition areas, which are known to contain noise. Generally, the block transition area contains two pixels. It is possible to define this area to contain four pixels [border area].



Figure 39. DNR Block Diagram

It is also possible to compensate for variable block positioning or differences in YCrCb pixel timing with the use of the DNR block offset.

The digital noise reduction registers are three 8-bit wide registers. They are used to control the DNR processing.

Coring Gain Border [Address 63h, Bits 3–0]
These four bits are assigned to the gain factor applied to border areas.

In DNR mode, the range of gain values is 0 to 1 in increments of 1/8. This factor is applied to the DNR filter output, which lies below the set threshold range. The result is then subtracted from the original signal.

In DNR sharpness mode, the range of gain values is 0 to 0.5 in increments of 1/16. This factor is applied to the DNR filter output, which lies above the threshold range. The result is added to the original signal.

Coring Gain Data [Address 63h, Bits 7–4]
These four bits are assigned to the gain factor applied to the luma data inside the MPEG pixel block.

In DNR mode, the range of gain values is 0 to 1 in increments of 1/8. This factor is applied to the DNR filter output, which lies below the set threshold range. The result is then subtracted from the original signal.

In DNR sharpness mode, the range of gain values is 0 to 0.5 in increments of 1/16. This factor is applied to the DNR filter output, which lies above the threshold range. The result is added to the original signal.



Figure 40. DNR Block Offset Control

DNR Threshold [Address 64h, Bits 5–0]
These six bits are used to define the threshold value in the range of 0 to 63. The range is an absolute value.

Border Area [Address 64h, Bit 6]
In setting this bit to a Logic 1, the block transition area can be defined to consist of four pixels. If this bit is set to a Logic 0, the border transition area consists of two pixels, where one pixel refers to two clock cycles at 27 MHz.



Figure 41. DNR Border Area

Block Size Control [Address 64h, Bit 7]
This bit is used to select the size of the data blocks to be processed. Setting the block size control function to a Logic 1 defines a 16 pixel × 16 pixel data block and a Logic 0 defines an 8 pixel × 8 pixel data block, where one pixel refers to two clock cycles at 27 MHz.

DNR Input Select Control [Address 65h, Bit 2–0]
Three bits are assigned to select the filter that is applied to the incoming Y data. The signal that lies in the pass band of the selected filter is the signal that will be DNR processed. Figure 42 shows the filter responses selectable with this control.



Figure 42. DNR Input Select

DNR Mode Control [Address 65h, Bit 4]
This bit controls the DNR mode selected. A Logic 0 selects DNR mode, a Logic 1 selects DNR sharpness mode.

DNR works on the principle of defining low amplitude, high frequency signals as probable noise and subtracting this noise from the original signal.

In DNR mode, it is possible to subtract a fraction of the signal that lies below the set threshold, assumed to be noise, from the original signal. The threshold is set in DNR Register 1.

When DNR sharpness mode is enabled, it is possible to add a fraction of the signal that lies above the set threshold to the original signal, since this data is assumed to be valid data and not noise. The overall effect is that the signal will be boosted (similar to using Extended SSAF filter).

Block Offset Control [Address 65h, Bits 7–4]
Four bits are assigned to this control, which allows a shift of the data block of 15 pixels maximum. Consider the coring gain positions fixed. The block offset shifts the data in steps of one pixel such that the border coring gain factors can be applied at the same position regardless of variations in input timing of the data.

SD ACTIVE VIDEO EDGE
[Subaddress 42h, Bit 7]
When the active video edge is enabled, the first three pixels and the last three pixels of the active video on the luma channel are scaled in such a way that maximum transitions on these pixels are not possible. The scaling factors are ×1/8, ×1/2, and ×7/8. All other active video passes through unprocessed.

SAV/EAV STEP EDGE CONTROL
The ADV7330 has the capability of controlling fast rising and falling signals at the start and end of active video to minimize ringing.

An algorithm monitors SAV and EAV and governs when the edges are too fast. The result will be reduced ringing at the start and end of active video for fast transitions.

Subaddress 42h, Bit 7 = 1 enables this feature.



Figure 43. Example for Active Video Edge Functionality



Figure 44. Address 42h, Bit 7 = 0



Figure 45. Address 42h, Bit 7 = 1

BOARD DESIGN AND LAYOUT CONSIDERATIONS

DAC Termination and Layout Considerations

The ADV7330 contains an on-board voltage reference. The V_{REF} pin is normally terminated to V_{AA} through a 0.1 µF capacitor when the internal V_{REF} is used. Alternatively, the ADV7330 can be used with an external V_{REF} (AD1580).

The RSET resistors connected between the R_{SET} pin and AGND are used to control the full-scale output current and therefore the DAC voltage output levels. For full-scale output, R_{SET} must have a value of 3040 Ω. The R_{SET} values should not be changed. R_{LOAD} has a value of 300 Ω for full-scale output.

VIDEO OUTPUT BUFFER AND OPTIONAL OUTPUT FILTER

Output buffering on all three DACs is necessary in order to drive output devices, such as SD or HD monitors.

Analog Devices produces a range of suitable op amps for this application, such as the AD8061. More information on line driver buffering circuits is given in the relevant op amp data sheets.

An optional analog reconstruction low-pass filter (LPF) may be required as an anti-imaging filter if the ADV7330 is connected to a device that requires this filtering.

The filter specifications vary with the application.

Table XV. External Filter Requirements

Application	Oversampling	Cutoff Frequency (MHz)	Attenuation –50 dB @ (MHz)
SD	2×	>6.5	20.5
SD	16×	>6.5	209.5
PS	1×	>12.5	14.5
PS	8×	>12.5	203.5
HDTV	1×	>30	44.25
HDTV	2×	>30	118.5

Table XVI shows possible output rates from the ADV7330.

Table XVI.

Input Mode Address 01h, Bit 6–4	PLL Address 00h, Bit 1	Output Rate
SD	Off	27 MHz (2×)
	On	216 MHz (16×)
PS	Off	27 MHz (1×)
	On	216 MHz (8×)
HDTV	Off	74.25 MHz (1×)
	On	148.5 MHz (2×)



Figure 46. Example for Output Filter for SD, 16× Oversampling



Figure 47. Filter Plot for Output Filter for SD, 16× Oversampling



Figure 48. Example Output Filter for PS, 8× Oversampling



Figure 49. Example Output Filter for HDTV, 2× Oversampling



Figure 50. Filter Plot for Output Filter for PS, 8× Oversampling



Figure 51. Example for Output Filter HDTV, 2× Oversampling

PC BOARD LAYOUT CONSIDERATIONS

The ADV7330 is optimally designed for low noise performance, both radiated and conducted noise. To complement the excellent noise performance of the ADV7330, it is imperative that great care be given to the PC board layout.

The layout should be optimized for lowest noise on the ADV7330 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of V_{AA} and AGND, V_{DD} and DGND, and V_{DD_IO} and GND_IO pins should be kept as short as possible to minimized inductive ringing.

It is recommended that a 4-layer printed circuit board is used with power and ground planes separating the layer of the signal carrying traces of the components and solder-side layer. Component placement should be carefully considered in order to separate noisy circuits, such as crystal clocks, high speed logic circuitry, and analog circuitry.

There should be a separate analog ground plane and a separate digital ground plane.

Power planes should encompass a digital power plane and an analog power plane. The analog power plane should contain the DACs and all associated circuitry, V_{REF} circuitry. The digital power plane should contain all logic circuitry.

The analog and digital power planes should be individually connected to the common power plane at one single point through a suitable filtering device, such as a ferrite bead.

DAC output traces on a PCB should be treated as transmission lines. It is recommended that the DACs be placed as close as possible to the output connector, with the analog output traces being as short as possible (less than 3 inches). The DAC termination resistors should be placed as close as possible to the DAC outputs and should overlay the PCB's ground plane. As well as minimizing reflections, short analog output traces will reduce noise pickup due to neighboring digital circuitry.

To avoid crosstalk between the DAC outputs, it is recommended to leave as much space as possible between the tracks of the individual DAC output pins. The addition of ground tracks between outputs is also recommended.

Supply Decoupling

Noise on the analog power plane can be further reduced by the use of decoupling capacitors.

Optimum performance is achieved by the use of 10 nF and 0.1 μF ceramic capacitors. Each group of V_{AA}, V_{DD}, or V_{DD_IO} pins should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

A 1 μF tantalum capacitor is recommended across the V_{AA} supply in addition to 10 nF ceramic capacitor. See Figure 52.

Digital Signal Interconnect

The digital signal lines should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the ADV7330 should be avoided to minimize noise pickup.

Any active pull-up termination resistors for the digital inputs should be connected to the digital power plane and not the analog power plane.

Analog Signal Interconnect

The ADV7330 should be located as close as possible to the output connectors, thus minimizing noise pickup and reflections due to impedance mismatch.

For optimum performance, the analog outputs should each be source and load terminated, as shown in Figure 52. The termination resistors should be as close as possible to the ADV7330 to minimize reflections.

For optimum performance, it is recommended that all decoupling and external components relating to ADV7330 be located on the same side of the PCB and as close as possible to the ADV7330.

Any unused inputs should be tied to ground.



Figure 52. ADV7330 Circuit Layout

APPENDIX 1—COPY GENERATION MANAGEMENT SYSTEM

HD CGMS Data Registers 2–0 [Subaddress 21h, 22h, 23h]

HD CGMS is available in 525p mode only, conforming to 'CGMS-A EIA-J CPR1204-1, Transfer Method of Video ID Information Using Vertical Blanking Interval (525p system), March 1998', and IEC61880, 1998, Video systems (525/60) — video and accompanied data using the vertical blanking interval-analog interface.

When HD CGMS is enabled [Subaddress 12h, Bit 6 = 1], CGMS data is inserted on Line 41. The HD CGMS data registers are to be found at address 21h, 22h, 23h.

SD CGMS Data Registers 2–0 [Subaddress 59h, 5Ah, 5Bh]

The ADV7330 supports copy generation management system (CGMS) conforming to the standard. CGMS data is transmitted on Line 20 of the odd fields and Line 283 of even fields. Bits C/W05 and C/W06 control whether or not CGMS data is output on odd and even fields. CGMS data can be transmitted only when the ADV7330 is configured in NTSC mode. The CGMS data is 20 bits long; the function of each of these bits is as shown below. The CGMS data is preceded by a reference pulse of the same amplitude and duration as a CGMS bit; see Figure 54.

HD CGMS Data Registers [Subaddress 12h, Bit 6]

The ADV7330 supports copy generation management system (CGMS) in HDTV mode (720p and 1080i) in accordance to EIAJ CPR-1204-2. The HD CGMS data registers are to be found at Addresses 21h, 22h, and 23h.

720p System

CGMS data is applied to Line 24 of the luminance vertical blanking interval.

1080i System

CGMS data is applied to Line 19 and also on Line 582 of the luminance vertical blanking interval.

CGMS CRC Functionality

If SD CGMS CRC [Address 59h, Bit 4] or PS/HD CGMS CRC [Subaddress 12h, Bit 7] is set to Logic 1, the last six bits, C19–C14, which comprise the 6-bit CRC check sequence, are calculated automatically on the ADV7330 based on the lower 14 bits (C0–C13) of the data in the data registers and output with the remaining 14 bits to form the complete 20 bits of the CGMS data. The calculation of the CRC sequence is based on the polynomial $x^6 + x + 1$ with a preset value of 111111. If SD CGMS CRC [Address 59h, Bit 4] or PS/HD CGMS CRC [Subaddress 12h, Bit 7] is set to Logic 0, all 20 bits (C0–C19) are output directly from the CGMS registers (no CRC calculated, must be calculated by the user).

Function of CGMS Bits

Word 0–6 bits; Word 1–4 bits; Word 2–6 bits; CRC 6 bits; CRC polynomial = $x^6 + x + 1$ (preset to 111111).

Table XVII.

Bit	Function		
WORD0		1	0
B1	Aspect ratio	16:9	4:3
B2	Display format	Letterbox	Normal
B3	Undefined		
WORD0			
B4, B5, B6	Identification information about video and other signals (e.g., audio)		
WORD1			
B7, B8, B9, B10	Identification signal incidental to Word 0		
WORD2			
B11, B12, B13, B14	Identification signal and information incidental to Word 0		



Figure 53. PS CGMS Waveform



Figure 54. SD CGMS Waveform



Figure 55. HDTV 720p CGMS Waveform



Figure 56. HDTV 1080i CGMS Waveform

APPENDIX 2—SD WIDE SCREEN SIGNALING [Subaddress 59h, 5Ah, 5Bh]

The ADV7330 supports wide screen signaling (WSS) conforming to the standard. WSS data is transmitted on Line 23. WSS data can be transmitted only when the ADV7330 is configured in PAL mode. The WSS data is 14 bits long, and the function of each of these bits is shown in Table XVII. The WSS data is preceded by a run-in sequence and a start code (see Figure 57). If SD WSS [Address 59h, Bit 7] is set to Logic 1, it enables the WSS data to be transmitted on Line 23. The latter portion of Line 23 (42.5 µs from the falling edge of $\overline{\text{HSYNC}}$) is available for the insertion of video.

It is possible to blank the WSS portion of Line 23 with Subaddress 61h, Bit 7.

Table XVIII. Function of WSS Bits

Bit				Description		
Bit 0–Bit 2				Aspect Ratio/Format/Position		
Bit 3				Odd Parity Check of Bit 0 to Bit 2		
B0	B1	B2	B3	Aspect Ratio	Format	Position
0	0	0	1	4:3	Full Format	N/A
1	0	0	0	14:9	Letterbox	Center
0	1	0	0	14:9	Letterbox	Top
1	1	0	1	16:9	Letterbox	Center
0	0	1	0	16:9	Letterbox	Top
1	0	1	1	>16:9	Letterbox	Center
0	1	1	1	14:9	Full Format	Center
1	1	1	0	16:9	N/A	N/A
B4						
0				Camera Mode		
1				Film Mode		
B5						
0				Standard Coding		
1				Motion Adaptive Color Plus		

Bit		Description
B6		
0		No Helper
1		Modulated Helper
B7		Reserved
B9	B10	
0	0	No Open Subtitles
1	0	Subtitles in Active Image Area
0	1	Subtitles out of Active Image Area
1	1	Reserved
B11		
0		No Surround Sound Information
1		Surround Sound Mode
B12		Reserved
B13		Reserved



Figure 57. WSS Waveform Diagram

APPENDIX 3—SD CLOSED CAPTIONING [Subaddress 51h–54h]

The ADV7330 supports closed captioning conforming to the standard television synchronizing waveform for color transmission. Closed captioning is transmitted during the blanked active line time of Line 21 of the odd fields and Line 284 of even fields.

Closed captioning consists of a 7-cycle sinusoidal burst that is frequency and phase locked to the caption data. After the clock run-in signal, the blanking level is held for two data bits and is followed by a Logic 1 start bit. Sixteen bits of data follow the start bit. These consist of two 8-bit bytes, seven data bits and one odd parity bit. The data for these bytes is stored in the SD closed captioning registers (Address 53h–54h).

The ADV7330 also supports the extended closed captioning operation, which is active during even fields and is encoded on Scan Line 284. The data for this operation is stored in the SD closed captioning registers (Address 51h–52h).

All clock run-in signals and timing to support closed captioning on Lines 21 and 284 are generated automatically by the ADV7330. All pixel inputs are ignored during Lines 21 and 284 if closed captioning is enabled.

FCC Code of Federal Regulations (CFR) 47 section 15.119 and EIA608 describe the closed captioning information for Lines 21 and 284.

The ADV7330 uses a single buffering method. This means that the closed captioning buffer is only one byte deep; therefore there will be no frame delay in outputting the closed captioning data unlike other 2-byte deep buffering systems. The data must be loaded one line before (Line 20 or Line 283) it is output on Lines 21 and 284. A typical implementation of this method is to use $\overline{\text{VSYNC}}$ to interrupt a microprocessor, which in turn will load the new data (two bytes) every field. If no new data is required for transmission, 0s must be inserted in both data registers; this is called *nulling*. It is also important to load control codes, all of which are double bytes on Line 21 or a TV will not recognize them. If there is a message like “Hello World” that has an odd number of characters, it is important to pad it out to even in order to get “end of caption” 2-byte control code to land in the same field.



Figure 58. Closed Captioning Waveform, NTSC

APPENDIX 4—TEST PATTERNS

The ADV7330 can generate SD and HD test patterns.



Figure 59. NTSC Color Bars



Figure 60. PA0L Color Bars



Figure 61. NTSC Black Bar (–21 mV, 0 mV, +3.5 mV, +7 mV, +10.5 mV, +14 mV, +18 mV, +23 mV)



Figure 62. PAL Black Bar (–21 mV, 0 mV, +3.5 mV, +7 mV, +10.5 mV, +14 mV, +18 mV, +23 mV)



Figure 63. 525p Hatch Pattern



Figure 64. 625p Hatch Pattern



Figure 65. 525p Field Pattern



Figure 67. 525p Black Bar (–35 mV, 0 mV, +7 mV, +14 mV, +21 mV, +28 mV, +35 mV)



Figure 66. 625p Field Pattern



Figure 68. 625p Black Bar (–35 mV, 0 mV, +7 mV, +14 mV, +21 mV, +28 mV, +35 mV)

The following register settings are used to generate a SD NTSC CVBS output on DAC A:

Subaddress	Register Setting
00h	10h
40h	10h
42h	40h
44h	40h
4Ah	08h

All other registers are set to normal/default.

For PAL CVBS output on DAC A, the same settings are used except that subaddress = 40h and register setting = 11h.

The following register settings are used to generate an SD NTSC black bar pattern output on DAC A:

Subaddress	Register Setting
00h	10h
02h	04h
40h	10h
42h	40h
44h	40h
4Ah	08h

All other registers are set to normal/default.

For PAL black bar pattern output on DAC A, the same settings are used except that subaddress = 40h and register setting = 11h.

The following register settings are used to generate a 525p hatch pattern on DAC A:

Subaddress	Register Setting
00h	10h
01h	10h
10h	40h
11h	05h
16h	A0h
17h	80h
18h	80h

All other registers are set to normal/default.

For 625p hatch pattern on DAC A, the same register settings are used except that subaddress = 10h and register setting = 50h.

For a 525p black bar pattern output on DAC A, the same settings are used as above except that subaddress = 02h and register setting = 24h.

For 625p black bar pattern output on DAC A, the same settings are used as above except that subaddress = 02h and register setting = 24h; and subaddress = 10h and register setting = 50h.

APPENDIX 5—SD TIMING MODES
[Subaddress 4Ah]

Mode 0 (CCIR-656)—Slave Option
(Timing Register 0 TR0 = X X X X X 0 0 0)

The ADV7330 is controlled by the SAV (start active video) and EAV (end active video) time codes in the pixel data. All timing information is transmitted using a 4-byte synchronization pattern. A synchronization pattern is sent immediately before and after each line during active picture and retrace. $\overline{\text{VSYNC\_O/P}}$, $\overline{\text{HSYNC\_O/P}}$, and $\overline{\text{BLANK\_O/P}}$ (if not used) pins should be tied high during this mode. Blank output is available.



Figure 69. SD Slave Mode 0

Mode 0 (CCIR-656)—Master Option
(Timing Register 0 TR0 = X X X X X 0 0 1)
The ADV7330 generates H, V, and F signals required for the SAV (start active video) and EAV (end active video) time codes in the CCIR656 standard. The H bit is output on $\overline{\text{HSYNC\_O/P}}$, the V bit is output on $\overline{\text{BLANK\_O/P}}$, and the F bit is output on $\overline{\text{VSYNC\_O/P}}$ pin.



Figure 70. SD Master Mode 0 (NTSC)



Figure 71. SD Master Mode 0 (PAL)



Figure 72. SD Master Mode 0, Data Transitions

Mode 1—Slave Option
(Timing Register 0 TR0 = X X X X X 0 1 0)
In this mode, the ADV7330 accepts horizontal SYNC and odd/even field signals. A transition of the field input when $\overline{\text{HSYNC\_I/P}}$ is low indicates a new frame i.e., vertical retrace. The $\overline{\text{BLANK\_I/P}}$ signal is optional. When the $\overline{\text{BLANK\_I/P}}$ input is disabled, the ADV7330 automatically blanks all normally blank lines as per CCIR-624. $\overline{\text{HSYNC}}$ is applied to the $\overline{\text{HSYNC\_I/P}}$ pin, $\overline{\text{BLANK}}$ to the $\overline{\text{BLANK\_I/P}}$ pin, and Field to the $\overline{\text{VSYNC\_I/P}}$ pin.



Figure 73. SD Slave Mode 1 (NTSC)

Mode 1—Master Option
(Timing Register 0 TR0 = X X X X X 0 1 1)
In this mode, the ADV7330 can generate horizontal sync and odd/even field signals. A transition of the field output when $\overline{\text{HSYNC\_O/P}}$ is low indicates a new frame i.e., vertical retrace. The blank signal is optional. Pixel data is latched on the rising clock edge following the timing signal transitions. $\overline{\text{HSYNC}}$ is output on the $\overline{\text{HSYNC\_O/P}}$ pin, $\overline{\text{BLANK}}$ on the $\overline{\text{BLANK\_O/P}}$ pin, and Field on the $\overline{\text{VSYNC\_O/P}}$ pin.



Figure 74. SD Slave Mode 1 (PAL)



Figure 75. SD Timing Mode 1—Odd/Even Field Transitions Master/Slave

Mode 2—Slave Option
(Timing Register 0 TR0 = X X X X X 1 0 0)
In this mode, the ADV7330 accepts horizontal and vertical sync signals. A coincident low transition of both $\overline{\text{HSYNC\_I/P}}$ and $\overline{\text{VSYNC\_I/P}}$ inputs indicates the start of an odd field. A $\overline{\text{VSYNC\_I/P}}$ low transition when $\overline{\text{HSYNC\_I/P}}$ is high indicates the start of an even field. The blank signal is optional. When the blank input is disabled, the ADV7330 automatically blanks all normally blank lines as per CCIR-624. $\overline{\text{HSYNC}}$ is input on the $\overline{\text{HSYNC\_I/P}}$ pin, $\overline{\text{BLANK}}$ on the $\overline{\text{BLANK\_I/P}}$ pin, and $\overline{\text{VSYNC}}$ on the $\overline{\text{VSYNC\_I/P}}$ pin.



Figure 76. SD Slave Mode 2 (NTSC)



Figure 77. SD Slave Mode 2 (PAL)

Mode 2—Master Option
(Timing Register 0 TR0 = X X X X X 1 0 1)
In this mode, the ADV7330 can generate horizontal and vertical sync signals. A coincident low transition of both $\overline{\text{HSYNC\_O/P}}$ and $\overline{\text{VSYNC\_O/P}}$ outputs indicates the start of an odd field. A $\overline{\text{VSYNC\_O/P}}$ low transition when $\overline{\text{HSYNC\_O/P}}$ is high indicates the start of an even field. $\overline{\text{HSYNC}}$ is output on the $\overline{\text{HSYNC\_O/P}}$ pin, $\overline{\text{BLANK}}$ on the $\overline{\text{BLANK\_O/P}}$ pin, and $\overline{\text{VSYNC}}$ on the $\overline{\text{VSYNC\_O/P}}$ pin.



Figure 78. SD Timing Mode 2—Even to Odd Field Transition Master/Slave



Figure 79. SD Timing Mode 2—Odd to Even Field Transition Master/Slave

Mode 3—Master/Slave Option
(Timing Register 0 TR0 = X X X X X 1 1 0 or X X X X X 1 1 1)
In this mode, the ADV7330 accepts or generates horizontal sync and odd/even field signals. A transition of the field input when $\overline{\text{HSYNC\_I/P}}$ is high indicates a new frame, i.e., vertical retrace. The $\overline{\text{BLANK\_I/P}}$ signal is optional. When the $\overline{\text{BLANK\_I/P}}$ input is disabled, the ADV7330 automatically blanks all normally blank lines as per CCIR-624. $\overline{\text{HSYNC}}$ is interfaced on $\overline{\text{HSYNC\_I/P}}$, $\overline{\text{BLANK}}$ on $\overline{\text{BLANK\_I/P}}$, $\overline{\text{VSYNC}}$ on $\overline{\text{VSYNC\_I/P}}$.



Figure 80. SD Timing Mode 3 (NTSC)



Figure 81. SD Timing Mode 3 (PAL)

APPENDIX 6—HD TIMING



Figure 82. 1080i Hsync and Vsync Input Timing

APPENDIX 7—VIDEO OUTPUT LEVELS

HD YPrPb Output Levels



Figure 83. EIA 770.2 Standard Output Signals (525p/625p)



Figure 84. EIA 770.1 Standard Output Signals (525p/625p)



Figure 85. EIA 770.3 Standard Output Signals (1080i, 720p)



Figure 86. Output Levels for Full I/P Selection

RGB Output Levels



Figure 87. HD RGB Output Levels



Figure 89. SD RGB Output Levels—RGB Sync Disabled



Figure 88. HD RGB Output Levels—RGB Sync Enabled



Figure 90. SD RGB Output Levels—RGB Sync Enabled

YPrPb Output Levels



Figure 91. U Levels—NTSC



Figure 92. U Levels—PAL



Figure 93. U Levels—NTSC



Figure 94. U Levels—PAL



Figure 95. Y Levels—NTSC



Figure 96. Y Levels—PAL



Figure 97. NTSC Color Bars 75%



Figure 98. NTSC Chroma



Figure 99. NTSC Luma



Figure 100. PAL Color Bars 75%



Figure 101. PAL Chroma



Figure 102. PAL Luma

APPENDIX 8—VIDEO STANDARDS



*FVH = FVH AND PARITY BITS
SAV/EAV: LINE 1–562: F = 0
SAV/EAV: LINE 563–1125: F = 1
SAV/EAV: LINE 1–20; 561–583; 1124–1125: V = 1
SAV/EAV: LINE 21–560; 584–1123: V = 0

FOR A FIELD RATE OF 30Hz: 40 SAMPLES
FOR A FIELD RATE OF 25Hz: 480 SAMPLES

Figure 103. EAV/SAV Input Data Timing Diagram—SMPTE 274M



*FVH = FVH AND PARITY BITS
SAV: LINE 43–525 = 200H
SAV: LINE 1–42 = 2AC
EAV: LINE 43–525 = 274H
EAV: LINE 1–42 = 2D8

Figure 104. EAV/SAV Input Data Timing Diagram—SMPTE 293M



Figure 105. SMPTE 293M (525p)



Figure 106. ITU-R BT.1358 (625p)



Figure 107. SMPTE 296M (720p)



Figure 108. SMPTE 274M (1080i)

OUTLINE DIMENSIONS

64-Lead Low Profile Quad Flat Package [LQFP]
(ST-64-2)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-026BCD

C03750–0–7/04(B)

Revision History

Location	Page
7/04—Data sheet changed from REV. A to REV. B.	
Changes to ABSOLUTE MAXIMUM RATINGS	11
Changes to PIN CONFIGURATION	12
Changes to PIN FUNCTION DESCRIPTIONS	12
5/04—Data sheet changed from REV. 0 to REV. A.	
Changes to Absolute Maximum Ratings	11
Change to Mode Register 0, SD Sync and HD Sync	16
Removed Footnote 2	18
Change to HD Mode Register 5, Bit 6	18
Removed Footnote 2	19
Change to Register 43h, Bit 7	21
Change to Figure 23	32
Change to Equations	33
Changes to Figures 105 and 106	75