
SLVS281E - FEBRUARY 2000 - REVISED JULY 2001


- Open Drain Power-On Reset With 220-ms Delay (TPS773xx)
- Open Drain Power-Good (PG) Status Output (TPS774xx)
- 250-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.6-V (TPS77316 Only),
   1.8-V, 2.7-V, 2.8-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Typically 200 mV at 250 mA (TPS77333, TPS77433)
- Ultralow 92-μA Quiescent Current (Typ)
- 8-Pin MSOP (DGK) Package
- Low Noise (55 μV<sub>rms</sub>) Without an External Filter (Bypass) Capacitor (TPS77318, TPS77418)
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Fast Transient Response
- Thermal Shutdown Protection
- See the TPS779xx Family of Devices for Active High Enable

## description

The TPS773xx and TPS774xx are low-dropout regulators with integrated power-on reset and power good (PG) function respectively. These devices are capable of supplying 250 mA of output current with a dropout of 200 mV (TPS77333, TPS77433). Quiescent current is 92 μA at full load dropping down to 1 µA when device is disabled. These devices are optimized to be stable with a wide range of output capacitors including low ESR ceramic (10  $\mu$ F) or low capacitance (1  $\mu$ F) tantalum capacitors. These devices have extremely low noise output performance (55 µV<sub>rms</sub>) without using any added filter capacitors. TPS773xx and TPS774xx are designed to have fast transient response for larger load current changes.



# TPS77x33 DROPOUT VOLTAGE vs JUNCTION TEMPERATURE



The TPS773xx or TPS774xx is offered in 1.5-V, 1.6 V (TPS77316 only), 1.8-V, 2.7-V, 2.8-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is 2% over line, load, and temperature ranges. The TPS773xx and TPS774xx families are available in 8-pin MSOP (DGK) packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 200 mV at an output current of 250 mA for 3.3-volt option) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 92  $\mu$ A over the full range of output current, 0 mA to 250 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the  $\overline{EN}$  pin is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{EN}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu A$  at  $T_{,l} = 25^{\circ} C$ .

The TPS773xx features an integrated power-on reset, commonly used as a supply voltage supervisor (SVS), or reset output voltage. The RESET output of the TPS773xx initiates a reset in DSP, microcomputer or microprocessor systems at power up and in the event of an undervoltage condition. An internal comparator in the TPS773xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT reaches 95% of its regulated voltage, RESET will go to a high-impedance state after a 220-ms delay. RESET will go to low-impedance state when OUT is pulled below 95% (i.e. over load condition) of its regulated voltage.

For the TPS774xx, the power good terminal (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator. An internal comparator in the TPS774xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT falls below 82% of its regulated voltage, PG will go to a low-impedance state. PG will go to a high-impedance state when OUT is above 82% of its regulated voltage.

#### **OUTPUT VOLTAGE (V)** PACKAGED DEVICES MSOP (DGK) ТJ TPS774xx TPS773xx **TYP** SYMBOL SYMBOL 5.0 TPS77350DGK AGN TPS77450DGK **AGW** AGM AGV 3.3 TPS77333DGK TPS77433DGK 2.8 TPS77328DGK **AGK** TPS77428DGK **AGT** 2.7 TPS77327DGK AGJ TPS77427DGK AGS -40°C to 125°C 1.8 TPS77318DGK AGH TPS77418DGK AGQ **AWF** 1.6 TPS77316DGK 1.5 TPS77315DGK AGG TPS77415DGK AGP Adiustable TPS77301DGK **AGF** TPS77401DGK AGO 1.5 V to 5.5 V

**AVAILABLE OPTIONS** 

NOTE: The TPS77301 and TPS77401 are programmable using an external resistor divider (see application information). The DGK package is available taped and reeled. Add an R suffix to the device type (e.g., TPS77301DGKR).





Figure 1. Typical Application Configuration (For Fixed Output Options)




SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## functional block diagrams

## adjustable version



## fixed-voltage version




SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## **Terminal Functions**

TERMI	NAL		DECODIFICAL
NAME	NO.	1/0	DESCRIPTION
TPS773XX			
FB/SENSE	1	I	Feedback input voltage for adjustable device (sense input for fixed options)
RESET	2	0	Reset output
EN	3	I	Enable input
GND	4		Regulator ground
IN	5, 6	I	Input voltage
OUT	7, 8	0	Regulated output voltage
TPS774XX			
FB/SENSE	1	I	Feedback input voltage for adjustable device (sense input for fixed options)
PG	2	0	Power good
EN	3	I	Enable input
GND	4		Regulator ground
IN	5, 6	I	Input voltage
OUT	7, 8	0	Regulated output voltage

## **TPS773xx RESET** timing diagram




 $<sup>^{\</sup>dagger} \, V_{res} \, \text{is the minimum input voltage for a valid } \overline{\text{RESET}}. \, \text{The symbol } \, V_{res} \, \text{is not currently listed within EIA or JEDEC standards for semiconductor} \, V_{res} \, \text{is not currently listed within EIA or JEDEC standards} \, V_{res} \, \text{is not currently listed within EIA or JEDEC} \, \text{standards} \, \text{for semiconductor} \, V_{res} \, \text{is not currently listed within EIA} \, \text{or JEDEC} \, \text{standards} \, \text{for semiconductor} \, V_{res} \, \text{is not currently listed} \, \text{within EIA} \, \text{or JEDEC} \, \text{standards} \, \text{for semiconductor} \, \text{for semiconductor} \, \text{or JEDEC} \, \text{standards} \, \text{for semiconductor} \, \text{or JEDEC} \, \text{standards} \, \text{for semiconductor} \, \text{for semiconductor} \, \text{or JEDEC} \, \text{standards} \, \text{for semiconductor} \, \text{for semico$ 



<sup>‡</sup> V<sub>IT</sub> – Trip voltage is typically 5% lower than the output voltage (95%V<sub>O</sub>) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.

SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## **TPS774xx PG timing diagram**



<sup>†</sup> V<sub>res</sub> is the minimum input voltage for a valid PG. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

<sup>&</sup>lt;sup>‡</sup> V<sub>IT</sub> – Trip voltage is typically 18% lower than the output voltage (82%V<sub>O</sub>) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.

SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	
Voltage range at EN	
Maximum RESET voltage (TPS773xx)	16.5 V
Maximum PG voltage (TPS774xx)	16.5 V
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Table
Output voltage, VO (OUT, FB)	5.5 V
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	
ESD rating, HBM	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	θJA (°C/W)	θJC (°C/W)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
	0	266.2	3.84	376 mW	3.76 mW/°C	207 mW	150 mW
DGK	150	255.2	3.92	392 mW	3.92 mW/°C	216 mW	157 mW
	250	242.8	4.21	412 mW	4.12 mW/°C	227 mW	165 mW

## recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> §	2.7	10	V
Output voltage range, VO	1.5	5.5	V
Output current, IO (see Note 1)	0	250	mA
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ . NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>&</sup>lt;sup>‡</sup> All voltage values are with respect to network terminal ground.

SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## electrical characteristics over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{\text{EN}} = 0$ V, $C_O = 10~\mu\text{F}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
	Adjustable	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		٧o		٧			
	voltage	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	V			
	1 E V Output	$T_J = 25^{\circ}C$ , $2.7 \text{ V} < V_{IN} < 10 \text{ V}$	1	1.5		٧			
	1.5-V Output	2.7 V < V <sub>IN</sub> < 10 V	1.470		1.530	V			
	1.6-V Output	$T_J = 25^{\circ}C$ , $2.7 \text{ V} < V_{IN} < 10 \text{ V}$	1	1.6		V			
	1.6-v Output	2.7 V < V <sub>IN</sub> < 10 V	1.568		1.632	V			
	1.8-V Output	$T_J = 25^{\circ}C$ , $2.8 \text{ V} < V_{IN} < 10 \text{ V}$	1	1.8					
Output voltage (see Notes 2 and 4)	1.6-v Output	2.8 V < V <sub>IN</sub> < 10 V	1.764		1.836				
Output voltage (see Notes 2 and 4)	2.7-V Output	$T_J = 25^{\circ}C$ , $3.7 \text{ V} < V_{IN} < 10 \text{ V}$	1	2.7					
		3.7 V < V <sub>IN</sub> < 10 V	2.646		2.754	٧			
	2.8-V Output	$T_J = 25^{\circ}C$ , $3.8 \text{ V} < V_{IN} < 10 \text{ V}$	1	2.8		V			
		3.8 V < V <sub>IN</sub> < 10 V	2.744		2.856				
	3.3-V Output	$T_J = 25^{\circ}C$ , $4.3 \text{ V} < V_{IN} < 10 \text{ V}$	1	3.3					
	3.3-V Output	4.3 V < V <sub>IN</sub> < 10 V	3.234		3.366				
	5.0-V Output	$T_J = 25^{\circ}C$ , $6.0 \text{ V} < V_{IN} < 10 \text{ V}$	1	5.0		V			
	3.0-V Output	6.0 V < V <sub>IN</sub> < 10 V	4.900		5.100	V			
Quiescent current (GND current) (see	Notes 2 and 4)	T <sub>J</sub> = 25°C		92		μА			
Quiescent current (GND current) (see	r Notes 2 and 4)				125	μΛ			
Output voltage line regulation (ΔV <sub>O</sub> /V	(a) (see Note 3)	$V_{O} + 1 V < V_{I} \le 10 V$ , $T_{J} = 25^{\circ}C$		0.005		%/V			
Output voltage line regulation (Avo), v	07(300 14010 3)	V <sub>O</sub> + 1 V < V <sub>I</sub> ≤ 10 V			0.05	%/V			
Load regulation		T <sub>J</sub> = 25°C		1		mV			
Output noise voltage		BW = 300 Hz to 100 kHz, T <sub>J</sub> = 25°C, TPS77318, TPS77418		55		μVrms			
Output current limit		VO = 0 V		0.9	1.3	Α			
Peak output current		2 ms pulse width, 50% duty cycle		400		mA			
Thermal shutdown junction temperatu	ıre			144		°C			
Ota a diamanda		$\overline{\text{EN}} = V_{\text{I}}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$			1	μΑ			
Standby current		EN = V <sub>I</sub>			3	μΑ			
FB input current	Adjustable voltage	FB = 1.5 V			1	μΑ			
High level enable input voltage			2			V			
Low level enable input voltage					0.7	V			
Enable input current			-1		1	μΑ			
Power supply ripple rejection (TPS77	318, TPS77418)	f = 1 kHz, T <sub>J</sub> = 25°C		55		dB			

NOTES: 2. Minimum input operating voltage is 2.7 V or  $V_{O(typ)}$  + 1 V, whichever is greater. Maximum input voltage = 10 V, minimum output current 1 mA.

3. If  $V_O < 1.8 \text{ V then } V_{I(max)} = 10 \text{ V}, V_{I(min)} = 2.7 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{I(max)} - 2.7 V)}{100} \times 1000$$

If  $V_O > 2.5 \text{ V}$  then  $V_{I(max)} = 10 \text{ V}$ ,  $V_{I(min)} = V_O + 1 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{I(max)} - (V_O + 1))}{100} \times 1000$$

4.  $I_0 = 1 \text{ mA to } 250 \text{ mA}$ 



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

## electrical characteristics over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{\text{EN}} = 0$ V, $C_O = 10~\mu\text{F}$ (unless otherwise noted) (continued)

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	Minimum input voltage for valid F	PG	$I(PG) = 300 \mu A$	V <sub>(PG)</sub> ≤ 0.8 V		1.1		V
PG (TPS774xx)	Trip threshold voltage		V <sub>O</sub> decreasing	79		85	%VO	
	Hysteresis voltage		Measured at VO			0.5		%VO
	Output low voltage		V <sub>I</sub> = 2.7 V,	I <sub>(PG)</sub> = 1 mA		0.15	0.4	V
	Leakage current		V(PG) = 5 V				1	μΑ
	Minimum input voltage for valid F	RESET	I <sub>(RESET)</sub> = 300 μ	A		1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%VO
Reset	Hysteresis voltage		Measured at VO			0.5		%Vo
(TPS773xx)	Output low voltage		V <sub>I</sub> = 2.7 V,	I(RESET) = 1 mA		0.15	0.4	V
	Leakage current		V(RESET) = 5 V			1	μΑ	
	RESET time-out delay					220		ms
		0.0.1/ 0	I <sub>O</sub> = 250 mA, T	∫J = 25°C		270		
.,	December (see Note 5)	2.8-V Output	I <sub>O</sub> = 250 mA				475	
VDO	Dropout voltage (see Note 5)	0.0 \ / 0.1 = 1	$I_O = 250 \text{ mA}, T$	∫ = 25°C		200		
		3.3-V Output	I <sub>O</sub> = 250 mA				330	mV
V	Drangut voltage (age Nets 5)	E O V Output	$I_0 = 250 \text{ mA}, T$		125			
V <sub>DO</sub>	Dropout voltage (see Note 5)	5.0-V Output	I <sub>O</sub> = 250 mA			190		


NOTE 5: IN voltage equals V<sub>O</sub>(typ) – 100 mV; 1.5 V, 1.6 V, 1.8-V, and 2.7-V dropout voltage limited by input voltage range limitations (i.e., 3.3 V input voltage needs to drop to 3.2 V for purpose of this test).

## TYPICAL CHARACTERISTICS

## **Table of Graphs**

•			FIGURE
		vs Output current	2, 3
VO	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply rejection ratio	vs Frequency	7
	Output spectral noise density	vs Frequency	8
Z <sub>o</sub>	Output impedance	vs Frequency	9
	5	vs Input voltage	10
$V_{DO}$	Dropout voltage	vs Junction temperature	11
	Line transient response		12, 14
	Load transient response		13, 15
	Output voltage and enable pulse	vs Time	16
	Equivalent series resistance (ESR)	vs Output current	18 – 21

### TYPICAL CHARACTERISTICS







#### TYPICAL CHARACTERISTICS

## TPS77xxx **GROUND CURRENT JUNCTION TEMPERATURE** 115 110 105 Ground Current - µA 100 I<sub>O</sub> = 1 mA 95 90 85 I<sub>O</sub> = 250 mA 80 10 110 160 -40 60

Figure 6

T<sub>J</sub> - Junction Temperature - °C







## **TYPICAL CHARACTERISTICS**

# TPS77x33 OUTPUT IMPEDANCE vs FREQUENCY







Figure 9





### TYPICAL CHARACTERISTICS





## **TYPICAL CHARACTERISTICS**

## TPS77x33 OUTPUT VOLTAGE AND ENABLE PULSE




Figure 16






Figure 17. Test Circuit for Typical Regions of Stability (Figures 18 through 21) (Fixed Output Options)

### TYPICAL CHARACTERISTICS


## TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup> vs **OUTPUT CURRENT**




## TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> **OUTPUT CURRENT**



## TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> vs **OUTPUT CURRENT**



## TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> vs **OUTPUT CURRENT**



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

#### APPLICATION INFORMATION

## pin functions

## enable (EN)

The  $\overline{\mathsf{EN}}$  terminal is an input which enables or shuts down the device. If  $\overline{\mathsf{EN}}$  is a logic high, the device will be in shutdown mode. When  $\overline{\mathsf{EN}}$  goes to logic low, then the device will be enabled.

### power good (PG) (TPS774xx)

The PG terminal is an open drain, active high output that indicates the status of  $V_{out}$  (output of the LDO). When  $V_{out}$  reaches 82% of the regulated voltage, PG will go to a high-impedance state. It will go to a low-impedance state when  $V_{out}$  falls below 82% (i.e. over load condition) of the regulated voltage. The open drain output of the PG terminal requires a pullup resistor

#### sense (SENSE)

The SENSE terminal of the fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way to minimize/avoid noise pickup. Adding RC networks between the SENSE terminal and V<sub>out</sub> to filter noise is not recommended because it may cause the regulator to oscillate.

#### feedback (FB)

FB is an input terminal used for the adjustable-output options and must be connected to an external feedback resistor divider. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V<sub>out</sub> to filter noise is not recommended because it may cause the regulator to oscillate.

## reset (RESET) (TPS773xx)

The  $\overline{\text{RESET}}$  terminal is an open drain, active low output that indicates the status of  $V_{out}$ . When  $V_{out}$  reaches 95% of the regulated voltage,  $\overline{\text{RESET}}$  will go to a high-impedance state after a 220-ms delay.  $\overline{\text{RESET}}$  will go to a low-impedance state when  $V_{out}$  is below 95% of the regulated voltage. The open-drain output of the  $\overline{\text{RESET}}$  terminal requires a pullup resistor.

#### external capacitor requirements

An input capacitor is not usually required; however, a bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS773xx or TPS774xx is located more than a few inches from the power supply. A higher-capacitance capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Most low noise LDOs require an external capacitor to further reduce noise. This will impact the cost and board space. The TPS773xx and TPS774xx have very low noise specification requirements without using any external components.

Like all low dropout regulators, the TPS773xx or TPS774xx requires an output capacitor connected between OUT (output of the LDO) and GND (signal ground) to stabilize the internal control loop. The minimum recommended capacitance value is 1  $\mu$ F provided the ESR meets the requirement in Figures 19 and 21. In addition, a low-ESR capacitor can be used if the capacitance is at least 10  $\mu$ F and the ESR meets the requirements in Figures 18 and 20. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



#### APPLICATION INFORMATION

## external capacitor requirements (continued)

Ceramic capacitors have different types of dielectric material with each exhibiting different temperature and voltage variation. The most common types are X5R, X7R, Y5U, Z5U, and NPO. The NPO type ceramic type capacitors are generally the most stable over temperature. However, the X5R and X7R are also relatively stable over temperature (with the X7R being the more stable of the two) and are therefore acceptable to use. The Y5U and Z5U types provide high capacitance in a small geometry, but exhibit large variations over temperature; therefore, the Y5U and Z5U are not generally recommended for use on this LDO. Independent of which type of capacitor is used, one must make certain that at the worst case condition the capacitance/ESR meets the requirement specified in Figures 18 – 21.

Figure 22 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 22. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ( $V_{Cout} = V_{out}$ ). This means no current is flowing into the  $C_{out}$  branch. If  $I_{out}$  suddenly increases (transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time (t<sub>1</sub> in Figure 23). Therefore, capacitor C<sub>out</sub> provides the current for the new load condition (dashed arrow). C<sub>out</sub> now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at R<sub>ESR</sub>. This voltage is shown as V<sub>ESR</sub> in Figure 22.
- When C<sub>out</sub> is conducting current to the load, initial voltage at the load will be V<sub>out</sub> = V<sub>Cout</sub> V<sub>ESR</sub>. Due to the discharge of C<sub>out</sub>, the output voltage V<sub>out</sub> will drop continuously until the response time t<sub>1</sub> of the LDO is reached and the LDO will resume supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t<sub>2</sub> in Figure 23.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.



## **APPLICATION INFORMATION**

## conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 23. Correlation of Different ESRs and Their Influence to the Regulation of V<sub>out</sub> at a Load Step From Low-to-High Output Current

### **APPLICATION INFORMATION**

## programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 24. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V}$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately  $50-\mu A$  divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 =  $30.1 \text{ k}\Omega$  to set the divider current at  $50 \mu A$  and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



## OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.5	30.1	kΩ
3.3 V	53.8	30.1	kΩ
3.6 V	61.5	30.1	kΩ

NOTE: To reduce noise and prevent oscillation, R1 and R2 need to be as close as possible to the FB/SENSE terminal.

Figure 24. TPS77x01 Adjustable LDO Regulator Programming



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### APPLICATION INFORMATION

## regulator protection

The TPS773xx or TPS774xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS773xx or TPS774xx also features internal current limiting and thermal protection. During normal operation, the TPS773xx or TPS774xx limits output current to approximately 0.9 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

## power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{H,IA}}$$

Where:

T<sub>.</sub>Imax is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 266.2°C/W for the 8-terminal MSOP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

www.ti.com

23-May-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS77301DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF
TPS77301DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF
TPS77301DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF
TPS77301DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF
TPS77315DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG
TPS77315DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG
TPS77315DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG
TPS77315DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG
TPS77316DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF
TPS77316DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF
TPS77316DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF
TPS77316DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF
TPS77318DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH
TPS77318DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH
TPS77318DGKG4	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH
TPS77318DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH
TPS77318DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH
TPS77328DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGK
TPS77328DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGK
TPS77333DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM
TPS77333DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM
TPS77333DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM
TPS77333DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM
TPS77350DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN
TPS77350DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN
TPS77350DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN
TPS77350DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN
TPS77401DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGO
TPS77401DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGO



23-May-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material			(6)
						(4)	(5)		
TPS77415DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGP
TPS77415DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGP
TPS77418DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGQ
TPS77418DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGQ
TPS77428DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGT
TPS77428DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGT
TPS77433DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV
TPS77433DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV
TPS77433DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV
TPS77433DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV
TPS77450DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGW
TPS77450DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGW

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS77301DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77315DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77316DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77318DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77333DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77350DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77433DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 24-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	1 ackage Type	I ackage Drawing	1 1113	5	Length (IIIII)	Width (IIIII)	ricigit (iiiii)
TPS77301DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77315DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77316DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77318DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77333DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77350DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77433DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated