XC61F



Series

Voltage Detectors (Delay Circuit Built-In)

- **◆**CMOS
- ◆Mini Mold Package
- ♦Highly Accurate : ±2%
- ◆Built-In Delay Circuit (1ms ~ 50ms)

(50ms ~ 200ms)

(80ms ~ 400ms)

♦Low Power Consumption : 1.0μA (Vin = 2.0V)

■Applications

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

■General Description

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-channel open drain output configurations are available.

Since the delay circuit is built-in, peripherals are unecessary and high density mounting is possible.

■Features

Highly Accurate : Detect voltage \pm 2% Low Power Consumption : TYP 1.0 μ A [V_{IN}=2.0V] Detect Voltage Range : 1.6V \sim 6.0V in 0.1V increments

Operating Voltage Range : 0.7V ~ 10.0V Detect Voltage Temperature Characteristics

: TYP± 100ppm/°C

Built-In Delay Circuit : 1ms ~ 50ms, 50ms ~ 200ms, 80ms ~


400ms

Output Configuration : N-channel open drain or CMOS
Ultra Small Packages : SOT-23 (150mW) mini-mold

: SOT-89 (500mW) mini-power mold

: TO-92 (300mW)

■Typical Application Circuits



■Typical Performance Characteristic

AMBIENT TEMPERATURE vs.

TRANSIENT DELAY TIME

X C 6 1 F C 3 0 1 2

200

150

150

-30

-10

10


30

50

Ambient Temp.: Ta(°C)

^{*} No parts are available with an accuracy of ± 1%

■Pin Configuration



■Pin Assignment

PIN NUMBER				PIN	FUNCTION	
SOT-23	SOT-89	TO-92 (T)	TO-92 (L)	NAME	FONCTION	
3	2	2	1	VIN	Supply Voltage Input	
2	3	3	2	Vss	Ground	
1	1	1	3	Vout	Output	

■Product Classification


Ordering Information

XC61F XXXXXXX


DESIGNATOR	DESCRIPTION	DESIGNATOR	DESCRIPTION
	Output Configuration :		Package Type :
а	C = CMOS	е	M = SOT-23
	N = N-ch open drain		P = SOT-89
	Detect Voltage (VDF):		T = TO-92 (Regular)
b	25 = 2.5V		L = TO-92 (Custom pin
	38 = 3.8V		Configuration)
	Output Delay :		Device Orientation :
С	1 = 50ms to 200ms	f	R = Embossed Tape (Right)
	4 = 80ms to 400ms		L = Embossed Tape (Left)
	5 = 1ms to 50ms		H: Paper Tape (TO-92)
	Detect Accuracy:		B: Bag (TO-92)
d	$2 = \text{ within } \pm 2.0\%$		

■Packaging Information


●SOT-23








●TO-92








■Marking

●SOT-23, SOT-89



① Represents the integer of the Detect Voltage and the Output Configuration

CMOS output (XC61FC series)

DESIGNATOR	CONFIGURATION	VOLTAGE (V)			
Α	CMOS	0.2			
В	CMOS	1.②			
С	CMOS	2.②			
D	CMOS	3.2			
E	CMOS	4.2			
F	CMOS	5.2			
Н	CMOS	6.2			

N-channel open drain (XC61FN series)

(
DESIGNATOR	CONFIGURATION	VOLTAGE (V)		
K	N-ch	0.2		
L	N-ch	1.②		
M	N-ch	2.②		
N	N-ch	3.②		
Р	N-ch	4.②		
R	N-ch	5.②		
S	N-ch	6.2		

2 Represents the decimal number of the Detect Voltage


DESIGNATOR	VOLTAGE (V)	DESIGNATOR	VOLTAGE (V)
0	①.0	5	①.5
1	①.1	6	①.6
2	①.2	7	①.7
3	①.3	8	①.8
4	①.4	9	①.9

3 Indicates the presence of delay time

DESIGNATOR	DELAY TIME
5	50 to 200ms
6	80 to 400ms
7	1 to 50ms

④ Represents the assembly lot no. Based on internal standards

●TO-92



Represents the output configuration

DESIGNATOR		OUTPUT CONFIGURATION
	С	CMOS
	N	N-ch

② Represents the Detect Voltage

DESIG	VOLTAGE (V	
2	3	VOLTAGE (V
3	3	3.3
5	0	5.0

4 Indicates Delay Time

DESIGNATOR	DELAY TIME
1	50ms~200ms
4	80ms~400ms
5	1ms~50ms

5 Represents the Detect Voltage Accuracy

DESIGNATOR	DETECT VOLTAGE ACCURACY
2	within ±2%


6 Represents a least significant digit of the produced year

· · · · · · · · · · · · · · · · · · ·					
DESIGNATOR	PRODUCED YEAR				
0	2000				
1	2001				


Denotes the production lot number0 to 9, A to Z repeated(G.I.J.O.Q.W excepted)

■Block Diagram

(1)CMOS output



(2)N-channel open drain output



■Absolute Maximum Ratings

Ta=25℃

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		VIN	12	V
Output	Output Current		50	mA
Output Voltage	CMOS	Vout	$\text{Vss-0.3} \sim \text{ViN+0.3}$	٧
Output voltage	N-ch open drain	VOUT	Vss -0.3 ~ 9	
	SOT-23		150	mW
Continuous Total Power Dissipation	SOT-89	Pd	500	
Tower Blookpation	TO-92		300	
Operating Ambient Temperature		Topr	-30 ∼ +80	°C
Storage Temperature		Tstg	-40 ∼ +125	°C

■Electrical Characteristics

Ta=25℃

								Ta=25℃
PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	CIRCUIT
Detect Voltage	VDF			VDF (T)	VDF (T)	VDF (T)	٧	1
				x 0.98		x 1.02		
Hysteresis Range	VHYS			VDF	VDF	VDF	V	1
				x 0.02	x 0.05	x 0.08		
Supply Current	Iss		VIN=1.5V		0.9	2.6	μΑ	
			=2.0V		1.0	3.0		2
			=3.0V		1.3	3.4		
			=4.0V		1.6	3.8		
			=5.0V		2.0	4.2		
Operating Voltage	VIN		VDF=1.6V to 6.0V	0.7		10.0	٧	1
Output Current	Іоит	N-ch	VDS=0.5V					
			VIN=1.0V		2.2			
			=2.0V		7.7			3
			=3.0V		10.1			
			=4.0V		11.5		mA	
			=5.0V		13.0			
		P-ch	VDS=2.1V					
			VIN=8.0V	-1	-10.0			4
			(CMOS output)					
Detect Voltage	∆ VDF				± 100		ppm/°C	
Temperature Characteristics	Δ Topr • VDF				± 100		ррпі/ С	-
Transient Delay Time	tDLY *		VIN changes from 50		200	200	ms	5
(VDR→VOUT inversion)		0.6V to 10V		อบ		200		

VDF(T): established detect voltage value Release Voltage: VDR = VDF + VHYS

Note: The power consumption during power-start to output being stable (release operation) is 2 μ A greater than it is after that period (completion of release operation) because of delay circuit through current.

^{*} Transient Delay Time : 1ms to 50ms & 80ms to 400ms versions are also available.


■Functional Description

- Functional Description (CMOS output)
 - ① When a voltage higher than the release voltage (VDR) is applied to the voltage input pin (VIN), the voltage will gradually fall. When a voltage higher than the detect voltage (VDR) is applied to VIN, output (VOUT) will be equal to the input at VIN. Note that high impedeance exists at VOUT with the N-channel open drain configuration. If the pin is pulled up, VOUT will be equal to the pull up voltage.
 - When VIN falls below VDF, VOUT will be equal to the ground voltage (Vss) level (detect state). Note that this also applies to N-channel open drain configurations.
 - (3) When VIN falls to a level below that of the minimum operating voltage (VMIN) output will become unstable. Because the output pin is generally pulled up with N-channel open drain configurations, output will be equal to pull up voltage.
 - When V_{IN} rises above the Vss level (excepting levels lower than minimum operating voltage), Vo∪T will be equal to Vss until V_{IN} reaches the V_{DR} level.
 - S Although Vin will rise to a level higher than VDR, VOUT maintains ground voltage level via the delay circuit.
 - 6 Following transient delay time, Vin will be output at Vouт.
 Note that high impedeance exists with the N-channel open drain configuration and that voltage will be dependent on pull up.

Notes:

- 1. The difference between VDR and VDF represents the hysteresis range.
- 2. Propagation delay time (tDLY) represents the time it takes for VIN to appear at VOUT once the said voltage has exceeded the VDB level.

Timing Chart



■Directions for use

Notes on Use

- 1. Please use this IC within the stated maximum ratings. The IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the VIN pin and the input with CMOS output configurations, oscillation may occur as a result of voltage drops at RIN if load current (Iout) exists.
 - It is therefore recommend that no resistor be added. (refer to N.B. 1 (1) below)
- 3. When a resistor is connected between the V_{IN} pin and the input with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (lou⊤) does not exist. (refer to N.B. 1 (2) below)
- 4. With a resistor connected between the V_{IN} pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the V_{IN} pin.
- 5. If a resistor (RIN) must be used, then please use with as small a level of input impedance as possible in order to control the occurences of oscillation as described above.
 - Further, please ensure that R_{IN} is less than $10k\Omega$ and that C_{IN} is more than 0.1μ F (Diagram 1). In such cases, detect and release voltages will rise due to voltage drops at R_{IN} brought about by the IC's supply current.
- Depending on circuit's operation, transient delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temparature.

●N.B.

1. Oscillation

(1) Oscillation as a result of output current with the CMOS output configuration :

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current (IouT) will flow through RL. Because a voltage drop (RIN x IoUT) is produced at the RIN resistor, located between the input (IN) and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current :

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Diagram 3).

Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Diagram1. When using an input resistor




Diagram 2. Oscillation in relation to output current







Diagram 3. Oscillation in relation to through current

■Typical Performance Characteristics


(1) SUPPLY CURRENT vs. INPUT VOLTAGE










(2) DETECT VOLTAGE, RELEASE VOLTAGE vs. AMBIENT TEMPERATURE










(3) OUTPUT VOLTAGE vs. INPUT VOLTAGE










(4) N-CHANNEL DRIVER OUTPUT CURRENT vs. VDS










(4) N-CHANNEL DRIVER OUTPUT CURRENT vs. VDS










(5) N-CHANNEL DRIVER OUTPUT CURRENT vs. INPUT VOLTAGE










(6) P-CHANNEL DRIVER OUTPUT CURRENT vs. INPUT VOLTAGE






(7) AMBIENT TEMPERATURE vs. TRANSIENT DELAY TIME







(8) INPUT vs. TRANSIENT DELAY TIME

X C 6 1 F C 2 7 1 2

