# MCP6271/1R/2/3/4/5

## 170 µA, 2 MHz Rail-to-Rail Op Amp

### **Features**

- Gain Bandwidth Product: 2 MHz (typical)
- Supply Current: I<sub>O</sub> = 170 μA (typical)
- Supply Voltage: 2.0V to 6.0V
- · Rail-to-Rail Input/Output
- Extended Temperature Range: –40°C to +125°C
- · Available in Single, Dual and Quad Packages
- Parts with Chip Select (CS)
  - Single (MCP6273)
  - Dual (MCP6275)

## **Applications**

- Automotive
- Portable Equipment
- Photodiode Amplifier
- Analog Filters
- · Notebooks and PDAs
- · Battery Powered Systems

### **Available Tools**

- SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Mindi™ Circuit Designer & Simulator
- MAPS (Microchip Advanced Part Selector)
- · Analog Demonstration and Evaluation Boards
- · Application Notes


## **Description**

The Microchip Technology Inc. MCP6271/1R/2/3/4/5 family of operational amplifiers (op amps) provide wide bandwidth for the current. This family has a 2 MHz Gain Bandwidth Product (GBWP) and a 65° Phase Margin. This family also operates from a single supply voltage as low as 2.0V, while drawing 170  $\mu A$  (typical) quiescent current. The MCP6271/1R/2/3/4/5 supports rail-to-rail input and output swing, with a common mode input voltage range of VDD + 300 mV to VSS – 300 mV. This family of op amps is designed with Microchip's advanced CMOS process.

The MCP6275 has a Chip Select input  $(\overline{CS})$  for dual op amps in an 8-pin package and is manufactured by cascading two op amps (the output of op amp A connected to the non-inverting input of op amp B). The  $\overline{CS}$  input puts the device in low power mode.

The MCP6271/1R/2/3/4/5 family operates over the Extended Temperature Range of -40°C to +125°C, with a power supply range of 2.0V to 6.0V.

### **Package Types**



# 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings †**

M M	7.01/
V <sub>DD</sub> – V <sub>SS</sub>	7.0V
Current at Input Pins	±2 mA
Analog Inputs (V <sub>IN</sub> + and V <sub>IN</sub> -) †† V <sub>SS</sub>	– 1.0V to V <sub>DD</sub> + 1.0V
All other Inputs and Outputs $V_{\mbox{\footnotesize SS}}$	$-0.3V$ to $V_{DD} + 0.3V$
Difference Input Voltage	V <sub>DD</sub> - V <sub>SS</sub>
Output Short Circuit Current	Continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Junction Temperature (T <sub>J</sub> )	+150°C
ESD Protection On All Pins (HBM/MM).	≥ 4 kV/400V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

### DC ELECTRICAL SPECIFICATIONS

<b>Electrical Characteristics</b> : Unless of $V_{OUT} \approx V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 10 \text{ kg}$	$\Omega$ to $V_L$ and	CS is tied low	v. (Refer to F	igure 1-2 and	d Figure	1-3).
Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset (Note 1)						
Input Offset Voltage	Vos	-3.0	_	+3.0	mV	$V_{CM} = V_{SS}$
Input Offset Voltage (Extended Temperature)	V <sub>OS</sub>	-5.0	_	+5.0	mV	$T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$
Input Offset Temperature Drift	$\Delta V_{OS}/\Delta T_{A}$	_	±1.7	_	μV/°C	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, V_{CM} = V_{SS}$
Power Supply Rejection Ratio	PSRR	70	90	_	dB	$V_{CM} = V_{SS}$
Input Bias Current and Impedance						
Input Bias Current	I <sub>B</sub>	_	±1.0	_	pА	Note 2
At Temperature	I <sub>B</sub>	_	50	200	pА	T <sub>A</sub> = +85°C (Note 2)
At Temperature	I <sub>B</sub>	_	2	5	nA	T <sub>A</sub> = +125°C (Note 2)
Input Offset Current	I <sub>OS</sub>	_	±1.0	_	pА	Note 3
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   6	_	$\Omega    pF$	Note 3
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   3	_	$\Omega    pF$	Note 3
Common Mode (Note 4)						
Common Mode Input Voltage Range	$V_{CMR}$	V <sub>SS</sub> – 0.15	_	V <sub>DD</sub> + 0.15	V	V <sub>DD</sub> = 2.0V (Note 5)
	$V_{CMR}$	$V_{SS} - 0.30$	_	$V_{DD} + 0.30$	V	V <sub>DD</sub> = 5.5V (Note 5)
Common Mode Rejection Ratio	CMRR	70	85	_	dB	$V_{CM} = -0.3V$ to 2.5V, $V_{DD} = 5V$ (Note 6)
Common Mode Rejection Ratio	CMRR	65	80	_	dB	$V_{CM} = -0.3V$ to 5.3V, $V_{DD} = 5V$ (Note 6)
Open-Loop Gain						
DC Open-Loop Gain (Large Signal)	A <sub>OL</sub>	90	110	_	dB	$V_{OUT} = 0.2V \text{ to } V_{DD} - 0.2V,$ $V_{CM} = V_{SS} \text{ (Note 1)}$

- Note 1: The MCP6275's  $V_{CM}$  for op amp B (pins  $V_{OUTA}/V_{INB}$ + and  $V_{INB}$ -) is  $V_{SS}$  + 100 mV.
  - 2: The current at the MCP6275's  $V_{INB}$  pin is specified by  $I_B$  only.
  - 3: This specification does not apply to the MCP6275's  $V_{OUTA}/V_{INB}$ + pin.
  - 4: The MCP6275's  $V_{INB}$  pin (op amp B) has a common mode input voltage range ( $V_{CMR}$ ) of  $V_{SS}$  + 100 mV to  $V_{DD}$  100 mV. CMRR is not measured for op amp B of the MCP6275. The MCP6275's  $V_{OUTA}/V_{INB}$ + pin (op amp B) has a voltage range specified by  $V_{OH}$  and  $V_{OL}$ .
  - 5: Set by design and characterization.
  - **6:** Does not apply to op amp B of the MCP6275.
  - 7: All parts with date codes November 2007 and later have been screened to ensure operation at V<sub>DD</sub> = 6.0V. However, the other minimum and maximum specifications are measured at 2.0V and 5.5V.

## DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.0V to +5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/2,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_L$  and  $\overline{CS}$  is tied low. (Refer to Figure 1-2 and Figure 1-3). **Parameters** Sym Min Units Conditions Тур Output Maximum Output Voltage Swing V<sub>SS</sub> + 15 V<sub>DD</sub> – 15 0.5V input overdrive (Note 4)  $V_{OL}, V_{OH}$ m۷ **Output Short Circuit Current** ±25 mA **Power Supply** Supply Voltage ٧  $V_{DD}$ 2.0 6.0 Quiescent Current per Amplifier 100 170 240 μΑ ΙQ  $I_O = 0$ 

- Note 1: The MCP6275's  $V_{CM}$  for op amp B (pins  $V_{OUTA}/V_{INB}$ + and  $V_{INB}$ -) is  $V_{SS}$  + 100 mV.
  - 2: The current at the MCP6275's V<sub>INB</sub>- pin is specified by I<sub>B</sub> only.
  - 3: This specification does not apply to the MCP6275's V<sub>OUTA</sub>/V<sub>INB</sub>+ pin.
  - 4: The MCP6275's  $V_{INB}$  pin (op amp B) has a common mode input voltage range ( $V_{CMR}$ ) of  $V_{SS}$  + 100 mV to  $V_{DD}$  100 mV. CMRR is not measured for op amp B of the MCP6275. The MCP6275's  $V_{OUTA}/V_{INB}$ + pin (op amp B) has a voltage range specified by  $V_{OH}$  and  $V_{OL}$ .
  - 5: Set by design and characterization.
  - 6: Does not apply to op amp B of the MCP6275.
  - 7: All parts with date codes November 2007 and later have been screened to ensure operation at V<sub>DD</sub> = 6.0V. However, the other minimum and maximum specifications are measured at 2.0V and 5.5V.

## **AC ELECTRICAL SPECIFICATIONS**

Electrical Characteristics: Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.0V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $V_L = 10 \text{ k}\Omega$  to  $V_L$ ,  $V_L = 60 \text{ pF}$  and  $\overline{CS}$  is tied low. (Refer to Figure 1-2 and Figure 1-3).

OOI DD / L DD / L	L' L '		,		_	,
Parameters	Sym	Min	Тур	Max	Units	Conditions
AC Response						
Gain Bandwidth Product	GBWP	_	2.0	_	MHz	
Phase Margin	PM	_	65	_	0	G = +1 V/V
Slew Rate	SR	_	0.9	_	V/µs	
Noise						
Input Noise Voltage	E <sub>ni</sub>	_	4.6	_	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz
Input Noise Voltage Density	e <sub>ni</sub>	_	20	_	nV/√Hz	f = 1 kHz
Input Noise Current Density	i <sub>ni</sub>	_	3	_	fA/√Hz	f = 1 kHz




FIGURE 1-1: Timing Diagram for the Chip Select (CS) pin on the MCP6273 and MCP6275.

# MCP6271/1R/2/3/4/5

## **TEMPERATURE SPECIFICATIONS**

<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +2.0V$ to $+5.5V$ and $V_{SS} = GND$ .									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C				
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	256	_	°C/W				
Thermal Resistance, 6L-SOT-23	$\theta_{JA}$	_	230	_	°C/W				
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	85	_	°C/W				
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	163	_	°C/W				
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	206	_	°C/W				
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	_	70	_	°C/W				
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	120	_	°C/W				
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W				

**Note:** The Junction Temperature (T<sub>J</sub>) must not exceed the Absolute Maximum specification of +150°C.


## MCP6273/MCP6275 CHIP SELECT SPECIFICATIONS

<b>Electrical Characteristics</b> : Unless otherwise indicated, $T_A = +25^{\circ}C$ , $V_{DD} = +2.0 \text{V}$ to $+5.5 \text{V}$ , $V_{SS} = \text{GND}$ , $V_{CM} = V_{DD}/2$ , $V_{OUT} \approx V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$ , $C_L = 60 \text{ pF}$ and $\overline{CS}$ is tied low.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
CS Low Specifications									
CS Logic Threshold, Low	V <sub>IL</sub>	V <sub>SS</sub>	_	0.2V <sub>DD</sub>	V				
CS Input Current, Low	I <sub>CSL</sub>	_	0.01	_	μA	$\overline{\text{CS}} = V_{\text{SS}}$			
CS High Specifications									
CS Logic Threshold, High	V <sub>IH</sub>	0.8V <sub>DD</sub>	_	V <sub>DD</sub>	V				
CS Input Current, High	I <sub>CSH</sub>	_	0.7	2	μA	$\overline{\text{CS}} = V_{\text{DD}}$			
GND Current per Amplifier	I <sub>SS</sub>	_	-0.7	_	μΑ	$\overline{\text{CS}} = V_{\text{DD}}$			
Amplifier Output Leakage	_	_	0.01	_	μA	$\overline{\text{CS}} = V_{\text{DD}}$			
Dynamic Specifications (Note	1)								
CS Low to Valid Amplifier Output, Turn on Time	t <sub>ON</sub>		4	10	μs				
CS High to Amplifier Output High-Z	t <sub>OFF</sub>	_	0.01	_	μs	$\overline{\text{CS}}$ High $\geq$ 0.8 V <sub>DD</sub> , G = +1 V/V, V <sub>IN</sub> = V <sub>DD</sub> /2, V <sub>OUT</sub> = 0.1 V <sub>DD</sub> /2			
Hysteresis	V <sub>HYST</sub>	_	0.6	_	V	V <sub>DD</sub> = 5V			

**Note 1:** The input condition (V<sub>IN</sub>) specified applies to both op amp A and B of the MCP6275. The dynamic specification is tested at the output of op amp B (V<sub>OUTB</sub>).

## 1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-2 and Figure 1-3. The bypass capacitors are laid out according to the rules discussed in **Section 4.7 "Supply Bypass"**.



**FIGURE 1-2:** AC and DC Test Circuit for Most Non-Inverting Gain Conditions.




FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions.

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.






FIGURE 2-1: Input Offset Voltage.



**FIGURE 2-2:** Input Bias Current at  $T_A = +85$ °C.



**FIGURE 2-3:** Input Offset Voltage vs. Common Mode Input Voltage, with  $V_{DD} = 2.0V$ .






FIGURE 2-4: Input Offset Voltage Drift.



**FIGURE 2-5:** Input Bias Current at  $T_A = +125$ °C.



**FIGURE 2-6:** Input Offset Voltage vs. Common Mode Input Voltage, with  $V_{DD} = 5.5V$ .





FIGURE 2-7: Common Mode Input Voltage Range Lower Limit vs. Temperature.



**FIGURE 2-8:** Input Offset Voltage vs. Output Voltage.




FIGURE 2-9: CMRR, PSRR vs. Frequency.






FIGURE 2-10: Common Mode Input Voltage Range Upper Limit vs. Temperature.




**FIGURE 2-11:** Input Bias, Input Offset Currents vs. Temperature.




**FIGURE 2-12:** CMRR, PSRR vs. Temperature.

## MCP6271/1R/2/3/4/5



**FIGURE 2-13:** Input Bias, Offset Currents vs. Common Mode Input Voltage, with  $T_A = +85$ °C.



**FIGURE 2-14:** Quiescent Current vs. Supply Voltage.







FIGURE 2-15: Open-Loop Gain, Phase vs. Frequency.




**FIGURE 2-16:** Input Bias, Offset Currents vs. Common Mode Input Voltage, with  $T_A = +125$ °C.



**FIGURE 2-17:** Output Voltage Headroom vs. Output Current Magnitude.



**FIGURE 2-18:** Gain Bandwidth Product, Phase Margin vs. Temperature.



**FIGURE 2-19:** Maximum Output Voltage Swing vs. Frequency.





FIGURE 2-20: Input Noise Voltage Density vs. Frequency.



**FIGURE 2-21:** Output Short Circuit Current vs. Supply Voltage.





FIGURE 2-22: Slew Rate vs. Temperature.



**FIGURE 2-23:** Input Noise Voltage Density vs. Common Mode Input Voltage, with f = 1 kHz.






FIGURE 2-24: Channel-to-Channel Separation vs. Frequency (MCP6272 and MCP6274).

## MCP6271/1R/2/3/4/5



**FIGURE 2-25:** Quiescent Current vs. Chip Select  $\overline{(CS)}$  Voltage, with  $V_{DD} = 2.0V$  (MCP6273 and MCP6275 only).



**FIGURE 2-26:** Large Signal Non-inverting Pulse Response.







FIGURE 2-27: Small Signal Non-inverting Pulse Response.



**FIGURE 2-28:** Quiescent Current vs. Chip Select  $\overline{(CS)}$  Voltage, with  $V_{DD} = 5.5V$  (MCP6273 and MCP6275 only).




**FIGURE 2-29:** Large Signal Inverting Pulse Response.



**FIGURE 2-30:** Small Signal Inverting Pulse Response.

## MCP6271/1R/2/3/4/5



**FIGURE 2-31:** Chip Select  $(\overline{CS})$  to Amplifier Output Response Time, with  $V_{DD} = 2.0V$  (MCP6273 and MCP6275 only).





FIGURE 2-32: Input Current vs. Input Voltage.



**FIGURE 2-33:** Chip Select ( $\overline{CS}$ ) to Amplifier Output Response Time, with  $V_{DD} = 5.5V$  (MCP6273 and MCP6275 only).




FIGURE 2-34: The MCP6271/1R/2/3/4/5 Show no Phase Reversal.

## 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1 (single op amps) and Table 3-2 (dual and quad op amps).

TABLE 3-1: PIN FUNCTION TABLE FOR SINGLE OP AMPS

MCP6	271	MCP6271R	MCP62	273		
PDIP, SOIC, MSOP	SOT-23-5	SOT-23-5	PDIP, SOIC, MSOP	SOT-23-6	Symbol	Description
2	4	4	2	4	V <sub>IN</sub> -	Inverting Input
3	3	3	3	3	V <sub>IN</sub> +	Non-inverting Input
4	2	5	4	2	V <sub>SS</sub>	Negative Power Supply
6	1	1	6	1	V <sub>OUT</sub>	Analog Output
7	5	2	7	6	$V_{DD}$	Positive Power Supply
_	_		8	5	CS	Chip Select
1,5,8	_	_	1,5	_	NC	No Internal Connection

TABLE 3-2: PIN FUNCTION TABLE FOR DUAL AND QUAD OP AMPS

MCP6272	MCP6274	MCP6275	Symbol	Description
1	1		V <sub>OUTA</sub>	Analog Output (op amp A)
2	2	2	V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	V <sub>INA</sub> +	Non-inverting Input (op amp A)
8	4	8	$V_{DD}$	Positive Power Supply
5	5		V <sub>INB</sub> +	Non-inverting Input (op amp B)
6	6	6	V <sub>INB</sub> -	Inverting Input (op amp B)
7	7	7	V <sub>OUTB</sub>	Analog Output (op amp B)
_	8	1	V <sub>OUTC</sub>	Analog Output (op amp C)
_	9	1	V <sub>INC</sub> -	Inverting Input (op amp C)
_	10		V <sub>INC</sub> +	Non-inverting Input (op amp C)
4	11	4	$V_{SS}$	Negative Power Supply
_	12	1	V <sub>IND</sub> +	Non-inverting Input (op amp D)
_	13		V <sub>IND</sub> -	Inverting Input (op amp D)
_	14		V <sub>OUTD</sub>	Analog Output (op amp D)
_		1	V <sub>OUTA</sub> / V <sub>INB</sub> +	Analog Output (op amp A)/Non-inverting Input (op amp B)
_		5	<del>cs</del>	Chip Select

## 3.1 Analog Outputs

The output pins are low impedance voltage sources.

### 3.2 Analog Inputs

The non-inverting and inverting inputs are high impedance CMOS inputs with low bias currents.

## 3.3 MCP6275's V<sub>OUTA</sub>/V<sub>INB</sub>+ Pin

For the MCP6275 only, the output of op amp A is connected directly to the non-inverting input of op amp B; this is the  $V_{OUTA}/V_{INB}$ +  $\underline{pin}$ . This connection makes it possible to provide a  $\overline{CS}$  pin for duals in 8-pin packages.

## 3.4 Chip Select Digital Input

This is a CMOS, Schmitt triggered input that places the part into a low power mode of operation.

## 3.5 Power Supply Pins

The positive power supply ( $V_{DD}$ ) is 2.0V to 6.0V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are at voltages between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

## 4.0 APPLICATION INFORMATION

The MCP6271/1R/2/3/4/5 family of op amps is manufactured using Microchip's state of the art CMOS process, specifically designed for low cost, low power and general purpose applications. The low supply voltage, low quiescent current and wide bandwidth make the MCP6271/1R/2/3/4/5 ideal for battery powered applications.

## 4.1 Rail-to-Rail Inputs

### 4.1.1 PHASE REVERSAL

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-34 shows an input voltage exceeding both supplies with no phase inversion.

## 4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors, and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass quick ESD events within the specified limits.




FIGURE 4-1: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see Absolute Maximum Ratings † at the beginning of Section 1.0 "Electrical Characteristics"). Figure 4-2 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>–) from going too far below ground, and the resistors  $R_1$  and  $R_2$  limit the possible current drawn out of the input pins. Diodes  $D_1$  and  $D_2$  prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>–) from going too far above V<sub>DD</sub>, and

dump any currents onto  $V_{DD}$ . When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through  $D_1$  and  $D_2$ .




FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistor  $R_1$  and  $R_2.$  In this case, the currents through the diodes  $D_1$  and  $D_2$  need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V $_{\rm IN}+$  and V $_{\rm IN}-$ ) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the common mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-32. Applications that are high impedance may need to limit the usable voltage range.

### 4.1.3 NORMAL OPERATIONS

The input stage of the MCP6271/1R/2/3/4/5 op amps uses two differential CMOS input stages in parallel. One operates at low common mode input voltage (V<sub>CM</sub> and the other at high V<sub>CM</sub>. With this topology, the input operates with V<sub>CM</sub> up to 0.3V past either supply rail (see Figure 2-7 and Figure 2-10). The input offset voltage (V<sub>OS</sub>) is measured at V<sub>CM</sub> = V<sub>SS</sub> - 0.3V and V<sub>DD</sub> + 0.3V to ensure proper operation.

The transition between the two input stage occurs when  $V_{CM} \approx V_{DD} - 1.1V$  (see Figure 2-3 and Figure 2-6). For the best distortion and gain linearity, with non-inverting gains, avoid this region of operation.


### 4.2 Rail-to-Rail Output

The output voltage range of the MCP6271/1R/2/3/4/5 op amps is V<sub>DD</sub> – 15 mV (minimum) and V<sub>SS</sub> + 15 mV (maximum) when R<sub>L</sub> = 10 k $\Omega$  is connected to V<sub>DD</sub>/2 and V<sub>DD</sub> = 5.5V. Refer to Figure 2-17 for more information.

### 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity gain buffer (G=+1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 100 \, \text{pF}$  when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-3) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-3:** Output Resistor, R<sub>ISO</sub> stabilizes large capacitive loads.

Figure 4-4 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N = +2$  V/V).



**FIGURE 4-4:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify  $R_{\rm ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6271/1R/2/3/4/5 SPICE macro model are helpful.

### 4.4 MCP6273/5 Chip Select

The MCP6273 and MCP6275 are single and dual op amps with Chip Select (CS), respectively. When  $\overline{\text{CS}}$  is pulled high, the supply current drops to 0.7  $\mu\text{A}$  (typical) and flows through the  $\overline{\text{CS}}$  pin to  $V_{SS}$ . When this happens, the amplifier output is put into a high impedance state. By pulling  $\overline{\text{CS}}$  low, the amplifier is enabled. The  $\overline{\text{CS}}$  pin has an internal 5 M $\Omega$  (typical) pulldown resistor connected to  $V_{SS}$ , so it will go low if the  $\overline{\text{CS}}$  pin is left floating. Figure 1-1 shows the output voltage and supply current response to a  $\overline{\text{CS}}$  pulse.

# 4.5 Cascaded Dual Op Amps (MCP6275)

The MCP6275 is a dual op amp with Chip Select  $(\overline{CS})$ . The Chip Select input is available on what would be the non-inverting input of a standard dual op amp (pin 5). This pin is available because the output of op amp A connects to the non-inverting input of op amp B, as shown in Figure 4-5. The Chip Select input, which can be connected to a microcontroller I/O line, puts the device in low power mode. Refer to Section 4.4 "MCP6273/5 Chip Select (CS)".




FIGURE 4-5: Cascaded Gain Amplifier.

The output of op amp A is loaded by the input impedance of op amp B, which is typically  $10^{13}\Omega$  | 6 pF, as specified in the DC specification table (Refer to **Section 4.3 "Capacitive Loads"** for further details regarding capacitive loads).

The common mode input range of these op amps is specified in the data sheet as  $V_{SS}-300~\text{mV}$  and  $V_{DD}+300~\text{mV}$ . However, since the output of op amp A is limited to  $V_{OL}$  and  $V_{OH}$  (20 mV from the rails with a 10 k $\Omega$  load), the non-inverting input range of op amp B is limited to the common mode input range of  $V_{SS}+20~\text{mV}$  and  $V_{DD}-20~\text{mV}$ .

## 4.6 Unused Amplifiers

An unused op amp in a quad package (MCP6274) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. In Circuit A,  $R_1$  and  $R_2$  produce a voltage within its output voltage range ( $V_{OH}, V_{OL}$ ). The op amp buffers this voltage, which can be used elsewhere in the circuit. Circuit B uses the minimum number of components and operates as a comparator.




FIGURE 4-6: Unused Op Amps.


## 4.7 Supply Bypass

With this family of operational amplifiers, the power supply pin ( $V_{DD}$  for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good, high frequency performance. It also needs a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with nearby analog parts.

## 4.8 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow. This is greater than the MCP6271/1R/2/3/4/5 family's bias current at 25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is illustrated in Figure 4-7.



**FIGURE 4-7:** Example Guard Ring Layout for Inverting Gain.

- For Inverting Gain and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
  - a) Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g., V<sub>DD</sub>/2 or ground).
  - b) Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.
- 2. Non-inverting Gain and Unity Gain Buffer:
  - Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b) Connect the guard ring to the inverting input pin (V<sub>IN</sub>-). This biases the guard ring to the common mode input voltage.

## 4.9 Application Circuits

### 4.9.1 ACTIVE FULL-WAVE RECTIFIER

The MCP6271/1R/2/3/4/5 family of amplifiers can be used in applications such as an Active Full-Wave Rectifier or an Absolute Value circuit, as shown in Figure 4-8. The amplifier and feedback loops in this active voltage rectifier circuit eliminate the diode drop problem that exists in a passive voltage rectifier. This circuit behaves as a follower (the output follows the input) as long as the input signal is more positive than the reference voltage. If the input signal is more negative than the reference voltage, however, the circuit behaves as an inverting amplifier. Therefore, the output voltage will always be above the reference voltage, regardless of the input signal.




FIGURE 4-8: Active Full-wave Rectifier.

The design equations give a gain of  $\pm 1$  from  $V_{IN}$  to  $V_{OUT}$ , and produce rail-to-rail outputs.

## 4.9.2 LOSSY NON-INVERTING INTEGRATOR

The non-inverting integrator shown in Figure 4-9 is easy to build. It saves one op amp over the typical Miller integrator plus inverting amplifier configuration. The phase accuracy of this integrator depends on the matching of the input and feedback resistor-capacitor time constants.  $R_{\text{F}}$  makes this a lossy integrator (it has finite gain at DC), and makes this integrator stable by itself





FIGURE 4-9: Non-Inverting Integrator.

## 4.9.3 CASCADED OP AMP APPLICATIONS

The MCP6275 provides the flexibility of Low power mode for dual op amps in an 8-pin package. The MCP6275 eliminates the added cost and space in a battery powered application by using two single op amps with Chip Select ( $\overline{\text{CS}}$ ) lines or a 10-pin device with one  $\overline{\text{CS}}$  line for both op amps. Since the two op amps are internally cascaded, this device cannot be used in circuits that require active or passive elements between the two op amps. However, there are several applications where this op amp configuration with a  $\overline{\text{CS}}$  line becomes suitable. The circuits below show possible applications for this device.

### 4.9.3.1 Load Isolation

With the cascaded op amp configuration, op amp B can be used to isolate the load from op amp A. In applications where op amp A is driving capacitive or low resistive loads in the feedback loop (such as an integrator or filter circuit) the op amp may not have sufficient source current to drive the load. In this case, op amp B can be used as a buffer.



**FIGURE 4-10:** Isolating the Load with a Buffer.

## 4.9.3.2 Cascaded Gain

Figure 4-11 shows a cascaded gain circuit configuration with Chip Select. Op amps A and B are configured in a non-inverting amplifier configuration. In this configuration, it is important to note that the input offset voltage of op amp A is amplified by the gain of op amp A and B, as shown below:

$$V_{OUT} = V_{IN}G_AG_B + V_{OSA}G_AG_B + V_{OSB}G_B$$
 Where: 
$$G_A = \text{op amp A gain}$$
 
$$G_B = \text{op amp B gain}$$
 
$$V_{OSA} = \text{op amp A input offset voltage}$$
 
$$V_{OSB} = \text{op amp B input offset voltage}$$

Therefore, it is recommended that you set most of the gain with op amp A and use op amp B with relatively small gain (e.g., a unity gain buffer).




FIGURE 4-11: Cascaded Gain Circuit Configuration.

## 4.9.3.3 Difference Amplifier

Figure 4-12 shows op amp A configured as a difference amplifier with Chip Select. In this configuration, it is recommended that well matched resistors (e.g., 0.1%) be used to increase the Common Mode Rejection Ratio (CMRR). Op amp B can be used to provide additional gain and isolate the load from the difference amplifier.





FIGURE 4-12: Difference Amplifier Circuit.

# 4.9.3.4 Inverting Integrator with Active Compensation and Chip Select


Figure 4-13 uses an active compensator (op amp B) to compensate for the non-ideal op amp characteristics introduced at higher frequencies. This circuit uses op amp B as a unity gain buffer to isolate the integration capacitor  $C_1$  from op amp A and drives the capacitor with a low impedance source. Since both op amps are matched very well, they provide a high quality integrator.



**FIGURE 4-13:** Integrator Circuit with Active Compensation.

## 4.9.3.5 Second Order MFB with an Extra Pole-Zero Pair

Figure 4-14 is a second order multiple feedback low-pass filter with Chip Select. Use the FilterLab software from Microchip Technology Inc. to determine the R and C values for op amp A's second order filter. Op amp B can be used to add a pole-zero pair using  $C_3$ ,  $R_6$  and  $R_7$ .



**FIGURE 4-14:** Second Order Multiple Feedback Low-Pass Filter with an Extra Pole-Zero Pair.

### 4.9.3.6 Second Order Sallen-Key with an Extra Pole-Zero Pair

Figure 4-15 is a second order Sallen-Key low-pass filter with Chip Select. Use the Filterlab software from Microchip to determine the R and C values for op amp A's second order filter. Op amp B can be used to add a pole-zero pair using  $C_3$ ,  $R_5$  and  $R_6$ .




FIGURE 4-15: Second Order Sallen-Key Low-Pass Filter with an Extra Pole-Zero Pair and Chip Select.

# 4.9.3.7 Capacitorless Second Order Low-Pass filter with Chip Select

The low-pass filter shown in Figure 4-16 does not require external capacitors and uses only three external resistors; the op amp's GBWP sets the corner frequency.  $R_1$  and  $R_2$  are used to set the circuit gain.  $R_3$  is used to set the Q. To avoid gain peaking in the frequency response, Q needs to be low (lower values need to be selected for  $R_3$ ). Note that the amplifier bandwidth varies greatly over temperature and process. This configuration, however, provides a low cost solution for applications with high bandwidth requirements.




FIGURE 4-16: Capacitorless Second Order Low-Pass Filter with Chip Select.

### 5.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6271/1R/2/3/4/5 family of op amps.

#### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6271/1R/2/3/4/5 op amps is available on the Microchip web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation over the temperature range. See the model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

## 5.2 FilterLab<sup>®</sup> Software

Microchip's FilterLab<sup>®</sup> software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

# 5.3 Mindi™ Circuit Designer & Simulator

Microchip's Mindi™ Circuit Designer & Simulator aids in the design of various circuits useful for active filter, amplifier and power-management applications. It is a free online circuit designer & simulator available from the Microchip web site at www.microchip.com/mindi. This interactive circuit designer & simulator enables designers to quickly generate circuit diagrams, simulate circuits. Circuits developed using the Mindi Circuit Designer & Simulator can be downloaded to a personal computer or workstation.

# 5.4 MAPS (Microchip Advanced Part Selector)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data sheets, Purchase, and Sampling of Microchip parts.

# 5.5 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/ analogtools.

Two of our boards that are especially useful are:

- P/N SOIC8EV: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board
- P/N SOIC14EV: 14-Pin SOIC/TSSOP/DIP Evaluation Board

## 5.6 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip.com/appnotes and are recommended as supplemental reference resources.

**ADN003:** "Select the Right Operational Amplifier for your Filtering Circuits", DS21821

**AN722:** "Operational Amplifier Topologies and DC Specifications", DS00722

**AN723:** "Operational Amplifier AC Specifications and Applications", DS00723

AN884: "Driving Capacitive Loads With Op Amps", DS00884

**AN990:** "Analog Sensor Conditioning Circuits – An Overview", DS00990


These application notes and others are listed in the design guide:

"Signal Chain Design Guide", DS21825

#### 6.0 PACKAGING INFORMATION


#### 6.1 **Package Marking Information**







Device	Code			
MCP6271	CGNN			
MCP6271R	ETNN			
Nata Assilanta Education COT 00				

Note: Applies to 5-Lead SOT-23



Example:





6-Lead SOT-23 (MCP6273)

CK25

8-Lead MSOP









8-Lead PDIP (300 mil)









## 8-Lead SOIC (150 mil)







Legend:	XXX	Customer-sp	pecific information
---------	-----	-------------	---------------------


Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


## **Package Marking Information (Continued)**


## 14-Lead PDIP (300 mil) (MCP6274)





# 14-Lead SOIC (150 mil) **(MCP6274)**






MCP6274 E/SL@3 0644256


## 14-Lead TSSOP (MCP6274)





## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			3
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		5	
Lead Pitch	е		0.95 BSC	
Outside Lead Pitch	e1		1.90 BSC	
Overall Height	Α	0.90	_	1.45
Molded Package Thickness	A2	0.89	_	1.30
Standoff	A1	0.00	_	0.15
Overall Width	E	2.20	_	3.20
Molded Package Width	E1	1.30	_	1.80
Overall Length	D	2.70	_	3.10
Foot Length	L	0.10	_	0.60
Footprint	L1	0.35	_	0.80
Foot Angle	ф	0°	_	30°
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.20	_	0.51

### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

## 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimer	Dimension Limits			MAX
Number of Pins	N		6	
Pitch	е		0.95 BSC	
Outside Lead Pitch	e1		1.90 BSC	
Overall Height	А	0.90	_	1.45
Molded Package Thickness	A2	0.89	_	1.30
Standoff	A1	0.00	_	0.15
Overall Width	E	2.20	_	3.20
Molded Package Width	E1	1.30	_	1.80
Overall Length	D	2.70	_	3.10
Foot Length	L	0.10	_	0.60
Footprint	L1	0.35	_	0.80
Foot Angle	ф	0°	_	30°
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.20	_	0.51

### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	on Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	_	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D		3.00 BSC		
Foot Length	L	0.40	0.60	0.80	
Footprint	L1		0.95 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.08	_	0.23	
Lead Width	b	0.22	_	0.40	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- $2. \ \ Dimensions \ D \ and \ E1 \ do \ not \ include \ mold \ flash \ or \ protrusions. \ Mold \ flash \ or \ protrusions \ shall \ not \ exceed \ 0.15 \ mm \ per \ side.$
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	_	_	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS			3
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	_	_	1.75
Molded Package Thickness	A2	1.25	_	_
Standoff §	A1	0.10 – 0.25		
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (optional)	h	0.25 – 0.50		
Foot Length	L	0.40 – 1.27		1.27
Footprint	L1	1.04 REF		
Foot Angle	ф	0° – 8°		8°
Lead Thickness	С	0.17 – 0.25		0.25
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	_	15°


### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

## 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N	14			
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.750	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	_	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	A	_	_	1.75
Molded Package Thickness	A2	1.25	_	1
Standoff §	A1	0.10	_	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (optional)	h	0.25 – 0.50		
Foot Length	L	0.40 – 1.27		1.27
Footprint	L1	1.04 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.17 – 0.25		
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5° – 15°		
Mold Draft Angle Bottom	β	5°	_	15°

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30 4.40 4.50			
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

## APPENDIX A: REVISION HISTORY

## Revision F (March 2008)

The following is the list of modifications:

- Increased maximum operating V<sub>DD</sub>.
- 2. Updated Section 5.0 "Design Tools"
- Various cleanups thoughout document.
- Updated package outline drawings in Section 6.0 "Packaging Information"

## **Revision E (December 2006)**

The following is the list of modifications:

- Updated specifications (Section 1.0 "Electrical Characteristics"):
  - a) Clarified Absolute Maximum Analog Input Voltage and Current specifications.
  - b) Clarified  $V_{CMR}$ ,  $V_{OL}$ ,  $V_{OH}$ , and PM specifications.
  - c) Corrected the typical E<sub>ni</sub>.
- Added plots on Common Mode Input Range behavior vs. temperature and supply voltage (Section 2.0 "Typical Performance Curves").
- Added applications writeup on unused op amps and corrected description of floating CS pin behavior (Section 4.0 "Application Information").
- Updated package information (Section 6.0 "Packaging Information"):
  - a) Corrected package markings.
  - b) Added disclaimer to package outline drawings.

### **Revision D (December 2004)**

The following is the list of modifications:

- Added SOT-23-5 packages for the MCP6271 and MCP6271R single op amps.
- 2. Added SOT-23-6 packages for the MCP6273 single op amp.
- 3. Added Section 3.0 "Pin Descriptions".
- 4. Corrected application circuits (Section 4.9 "Application Circuits").
- Added SOT-23-5 and SOT-23-6 packages and corrected package marking information (Section 6.0 "Packaging Information").
- 6. Added Appendix A: Revision History.

## **Revision C (June 2004)**

· Undocumented Changes

## **Revision B (October 2003)**

· Undocumented Changes

## **Revision A (June 2003)**

· Original data sheet release.

# MCP6271/1R/2/3/4/5

**NOTES:** 

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO	X	xx	Exa	mples:	
	T	ckage	a)	MCP6271-E/SN:	Extended Temperature, 8LD SOIC package.
	inge	onage	b)	MCP6271-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6271-E/P:	Extended Temperature, 8LD PDIP package.
Device:	MCP6271: MCP6271T:	Single Op Amp Single Op Amp (Tape and Reel) (SOIC, MSOP, SOT-23-5)	d)	MCP6271T-E/OT:	Tape and Reel, Extended Temperature, 5LD SOT-23 package.
	MCP6271RT: MCP6272: MCP6272T:	Single Op Amp (Tape and Reel) (SOT-23-5) Dual Op Amp Dual Op Amp (Tape and Reel) (SOIC, MSOP)	a)	MCP6271RT-E/OT:	Tape and Reel, Extended Temperature, 5LD SOT-23 package.
	MCP6273: MCP6273T:	Single Op Amp with Chip Select Single Op Amp with Chip Select	a)	MCP6272-E/SN:	Extended Temperature, 8LD SOIC package.
		(Tape and Reel) (SOIC, MSOP, SOT-23-6)	b)	MCP6272-E/MS:	Extended Temperature, 8LD MSOP package.
	MCP6274: MCP6274T:	Quad Op Amp Quad Op Amp	c)	MCP6272-E/P:	Extended Temperature, 8LD PDIP package.
	MCP6275: MCP6275T:	(Tape and Reel) (SOIC, TSSOP) Dual Op Amp with Chip Select Dual Op Amp with Chip Select (Tape and Reel) (SOIC, MSOP)	d)	MCP6272T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.
		(10,000,000,000,000,000,000,000,000,000,	a)	MCP6273-E/SN:	Extended Temperature, 8LD SOIC package.
Temperature Range:	$E = -40^{\circ}C$	to +125°C	b)	MCP6273-E/MS:	Extended Temperature, 8LD MSOP package.
Package:		Small Outline Transistor (SOT-23), 5-lead	c)	MCP6273-E/P:	Extended Temperature, 8LD PDIP package.
		6271, MCP6271R) Small Outline Transistor (SOT-23), 6-lead 6273)	d)	MCP6273T-E/CH:	Extended Temperature, 6LD SOT-23 package.
	P = Plastic	MSOP, 8-lead DIP (300 mil Body), 8-lead, 14-lead	a)	MCP6274-E/P:	Extended Temperature, 14LD PDIP package.
	SL = Plastic	SOIC, (150 mil Body), 8-lead SOIC (150 mil Body), 14-lead TSSOP (4.4 mm Body), 14-lead	b)	MCP6274T-E/SL:	Tape and Reel, Extended Temperature, 14LD SOIC package.
		,	c)	MCP6274-E/SL:	Extended Temperature, 14LD SOIC package.
			d)	MCP6274-E/ST:	Extended Temperature, 14LD TSSOP package.
			a)	MCP6275-E/SN:	Extended Temperature, 8LD SOIC package.
			b)	MCP6275-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6275-E/P:	Extended Temperature, 8LD PDIP package.
			d)	MCP6275T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.

# MCP6271/1R/2/3/4/5

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

**Atlanta** 

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08