# PALCE26V12H-15/20

# 28-Pin EE CMOS Versatile PAL Device



#### **DISTINCTIVE CHARACTERISTICS**

- 28-pin versatile PAL programmable logic device architecture
- Electrically erasable CMOS technology provides half power (only 105 mA) at high speed (15 ns propagation delay)
- 14 dedicated inputs and 12 input/output macrocells for architectural flexibility
- Macrocells can be registered or combinatorial, and active high or active low
- Varied product term distribution allows up to 16 product terms per output
- Two clock inputs for independent functions

- Global asynchronous reset and synchronous preset for initialization
- Register preload for testability and built-in register reset on power-up
- Space-efficient 28-pin SKINNYDIP and PLCC packages
- Center Vcc and GND pins to improve signal characteristics
- Extensive third-party software and programmer support through FusionPLD partners

#### **GENERAL DESCRIPTION**

The PALCE26V12 is a 28-pin version of the popular PAL22V10 architecture. Built with low-power, high-speed, electrically-erasable CMOS technology, the PALCE26V12 offers many unique advantages.

Device logic is automatically configured according to the user's design specification. Design is simplified by design software, allowing automatic creation of a programming file based on Boolean or state equations. The software can also be used to verify the design and can provide test vectors for the programmed device.


The PALCE26V12 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The functions are programmed into the device through electrically-erasable floating-gate cells in the AND logic array and the macrocells. In the unprogrammed state, all AND product terms float HIGH. If both true and complement of any input are connected, the term will be permanently LOW.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, active high or active low, with registered I/O possible. The flip-flop can be clocked by one of two clock inputs. The output configuration is determined by four bits controlling three multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE26V12 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.


Publication# 16072 Rev. B Amendment/0 Issue Date: January 1992


## **BLOCK DIAGRAM**



11757-001A

# CONNECTION DIAGRAMS Top View





Note:

Pin 1 is marked for orientation.

#### PIN DESCRIPTION

CLK = Clock

GND = Ground

l = Input

I/O = input/Output

Vcc = Supply Voltage


11757-007A

11757-005A

# ORDERING INFORMATION

## **Commercial Products**

AMD commercial programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
PALCE26V12H-15				
PALCE26V12H-20	PC, JC	/4		

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

The PALCE26V12 has fourteen dedicated input lines, two of which can be used as clock inputs. Unused inputs should be tied directly to ground or Vcc. Buffers for device inputs and feedbacks have both true and complementary outputs drive a programmable AND logic array, which feeds a fixed OR logic array.

The OR gates feed the twelve I/O macrocells (see figure 1). The macrocell allows one of eight potential output configurations; registered or combinatorial, active high or active low, with register or I/O pin feedback (see Figure 2). In addition, registered configurations can be clocked by either of the two clock inputs.


The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits So-S3 (see Table 1). Multiplexer controls initially float to Vcc (1) through a programmable cell, selecting the "1" path through the multiplexer. Programming the cell connects the control line to GND (0), selecting the "0" path.

**Table 1. Macrocell Configuration Table** 

S3	S <sub>1</sub>	So	Output Configuration
1	0	0	Registered Output and Feedback, Active Low
1	0	1	Registered Output and Feedback, Active High
1	1	0	Combinatorial I/O, Active Low
1	1	1	Combinatorial I/O, Active High
0	0	0	Registered I/O, Active Low
0	0	1	Registered I/O, Active High
0	1	0	Combinatorial Output, Registered Feedback, Active Low
0	1	1	Combinatorial Output, Registered Feedback, Active High

S <sub>2</sub>	Clock Input
1	CLK <sub>1</sub> /l <sub>0</sub>
0	CLK <sub>2</sub> /l <sub>3</sub>

1 = Unprogrammed EE bit 0 = Programmed EE bit



"When  $S_3=1$  (unprogrammed) the feedback is selected by  $S_1$ . When  $S_3=0$  (programmed), the feedback is the opposite of that selected by  $S_1$ .

11757-004A

Figure 1. PALCE26V12 Macroceli

# **Registered or Combinatorial**

Each macrocell of the PALCE26V12 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH edge of the selected clock input. Any macrocell can be configured as combinatorial by selecting a multiplexer path that bypasses the flip-flop. Bypass is controlled by bit S<sub>1</sub>.

## **Programmable Clock**

The clock input for any flip-flop can be selected to be from either pin 1 or pin 4. A 2:1 multiplexer controlled by bit  $S_2$  determines the clock input.

## Programmable Feedback

A 2:1 multiplexer allows the user to determine whether the macrocell feedback comes from the flip-flop or from the I/O pin, independent of whether the output is registered or combinatorial. Thus, registered outputs may have internal register feedback for higher speed (fmax internal), or I/O feedback for use of the pin as a direct input (fmax external). Combinatorial outputs may have I/O feedback, either for use of the signal in other equations or for use as another direct input, or register feedback.

The feedback multiplexer is controlled by the same bit  $(S_1)$  that controls whether the output is registered or combinatorial, as on the 22V10, with an additional control bit  $(S_3)$  that allows the alternative feedback path to be selected. When  $S_3=1$ ,  $S_1$  selects register feedback for registered outputs  $(S_1=0)$  and 1/O feedback for combinatorial outputs  $(S_1=1)$ . When  $S_3=0$ , the opposite is selected: 1/O feedback for registered outputs and register feedback for combinatorial outputs.

#### Programmable Enable and I/O

Each macrocell has a three-state output buffer controlled by an individual product term. Enable and disable can be a function of any combination of device inputs or feedback. The macrocell provides a bidirectional I/O pin if I/O feedback is selected, and may be configured as a dedicated input if the buffer is always disabled. This is accomplished by connecting all inputs to the enable term, forcing the AND of the complemented inputs to be always LOW. To permanently enable the outputs, all inputs are left disconnected from the term (the unprogrammed state).

## **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high.

#### Preset/Reset

For initialization, the PALCE26V12 has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH or the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

#### Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE26V12 will be HIGH or LOW depending on whether the output is active low or active high, respectively. The Vcc rise must be monotonic, and the reset delay time is 1000 ns maximum.

## **Register Preload**

The register on the PALCE26V12 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, thereby making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Security Bit

After programming and verification, a PALCE26V12 design can be secured by programming the security bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. Programming the security bit disables preload, and the array will read as if every bit is disconnected. The security bit can only be erased in conjunction with erasure of the entire pattern.

# Programming and Erasing


The PALCE26V12 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

# **Quality and Testability**


The PALCE26V12 offers a very high level of built-in quality. The erasability of the device provides a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## **Technology**

The high-speed PALCE26V12 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.



#### **Registered Outputs**




**Combinatorial Outputs** 

Figure 2. PALCE26V12 Macrocell Configuration Options


2-287

# **LOGIC DIAGRAM**



11757-006A

## **LOGIC DIAGRAM (Continued)**



2-289



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V -0.6 V to +7.0 V

DC Input Voltage --(

DC Output or I/O Pin Voltage

-0.5 V to Vcc + 0.5 V

Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

0°C to +75°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	loL = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min.		0.4	<b>v</b>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0	*	٧
V1L	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	<b>v</b>
lıн	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 2)		10	μА
l <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)		-10	μА
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vih or Vil (Note 2)		10	μA
lozL	Off-State Output Leakage . Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max.		105	mA

#### Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Condition	ıs	Тур.	Unit
Cin	Input Capacitance	VIN = 0 V	Vcc = 5.0 V T <sub>A</sub> = +25°C	5	pF
Соит	Output Capacitance	Vout = 0 V	f = 1 MHz	8	pr

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

B			-15		-20		
Parameter Symbol	Parameter Des	cription	Min.	Max.	Min.	Max.	Unit
tPD	Input or Feedba	ck to Combinatorial Output		15		20	ns
ts	Setup Time from	n Input, Feedback, or SP to Clock	10		13		ns
tн	Hold Time		0		0		ns
tco	Clock to Output			10		12	ns
tar	Asynchronous F	Reset to Registered Output		20		25	ns
tarw	Asynchronous F	15		20		ns	
tarr	Asynchronous Reset Recovery Time		15		20		ns
tspr	Synchronous Preset Recovery Time		10		13		ns
tw.	Clock Width	LOW	8		10		ns
twн	CIOCK WIGHT	HIGH	8		10		ns
	Maximum	External Feedback 1/(ts + tco)	50		40		MHz
fmax	Frequency (Note 3)	Internal Feedback (fcnt)	58.8		43		MHz
tea	Input to Output	Enable Using Product Term Control		15		20	ns
ter	Input to Output	Disable Using Product Term Control		15		20	ns

#### Notes:

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### SWITCHING WAVEFORMS Input or Input or Feedback Feedback **tPD** Combinatorial Output V۲ Clock 12015-010A **Combinatorial Output** Registered Output 12015-012B **Registered Output** Input **tER** ŧΕΑ Clock Output 12015-013B 12015-011B Clock Width Input to Output Disable/Enable tarw Input Asserting Input Asserting Asynchronous Vτ Synchronous Reset Preset **tspr** Registered Ŏutputs Clock **t**ARR Clock Registered Outputs

#### Notes:

- 1. VT = 1.5 V
- Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns typical.


11757-009B

11757-010B

**Synchronous Preset** 


**Asynchronous Reset** 

#### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

## **SWITCHING TEST CIRCUIT**



Measured **Output Value** Specification Sı CL Rı  $R_2$ Closed 1.5 V tpp, tco tεΑ  $Z \rightarrow H$ : Open 50 pF 1.5 V  $Z \rightarrow L$ : Closed  $300 \Omega$  $390 \Omega$ ten  $H \rightarrow Z$ : Open 5 pF  $H \rightarrow Z$ : VoH - 0.5 V

 $L \rightarrow Z$ : Vol + 0.5 V

L → Z: Closed


#### **ENDURANCE CHARACTERISTICS**

The PALCE26V12 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar


parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.

Symbol	Parameter	Min.	Unit	Test Conditions
ton	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
	Min. rattern Data Netention Time	20	Years	Max. Operating Temperature
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

# INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

12197-013A


#### **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed configuration. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are re-

quired to ensure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit		
ter	Power-up Reset Time	1000	ns		
ts	Input or Feedback Setup Time	See Switc	See Switching		
tw∟	Clock Width LOW	Character	Characteristics		



Power-Up Reset Waveform