

CMOS 4-BIT MICROCONTROLLER


TMP47C454AN

The 47C454A is a high performance 4-bit single chip microcomputer based on the TLC5-47 CMOS series with a DTMF generator and a large-capacity RAM for repertory dialing applications, and which is suitable for utilization in telephones.


PART No.	ROM	RAM	PACKAGE
TMP47C454AN	4096 × 8-bit	768 × 4-bit	SDIP30

FEATURES


- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time : 2.1 μ s (at 3.84MHz)
- ◆ Low voltage operation : 2.7V min.
- ◆ 90 basic instructions
- ◆ Table look-up instructions
- ◆ Subroutine nesting : 15 levels max.
- ◆ 5 interrupt sources (External : 2, Internal : 3)
 - All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (23 pins)
 - Input 2ports 5pins
 - Output 1port 2pins
 - I/O 4ports 16pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
 - Timer, event counter, and pulse width measurment mode
- ◆ DTMF (Dual Tone Multi Frequency) Output
 - DTMF output with one instruction
 - Single tone output function
- ◆ RAM for repertory dial : 768 × 4 bit max.
- ◆ BEEP output function
- ◆ Hold function
 - Battery/Capacitor back-up
 - Hold function controlled by port K0.
- ◆ Real Time Emulator : BM47215B



PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 (HOLD3) - K00 (HOLD0)	Input (Input)	4-bit input port	Hold request/release signal input. (Active "H")
R33 - R30	I/O	4-bit I/O port with latch. When used as input port, the latch must be set to "1".	
R63 - R60			
R73 - R70			
R83 (T1) R82 (INT1) R81 (T2) R80 (INT2)	I/O (Input)	4-bit I/O port with latch. When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to "1".	Timer/Counter 1 external input External interrupt 1 input Timer/Counter 2 external input External interrupt 2 input
P141 P140 (BEEP)	Output Output (Output)	2-bit output port with latch.	BEEP output
TONE	Output	Tone output.	
XIN	Input	Resonator connecting pin.	
XOUT	Output		
RESET	Input	Reset signal input.	
HOLD (KE0)	Input	Hold request/release signal input.	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed to low level.	
VDD	Power Supply	+ 2.7V to 6.0V	
VSS		0V (GND)	

OPERATIONAL DESCRIPTION

Concerning the 47C454A, the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C400A, the technical data sheets for the 47C400A shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) Data Memory
- (2) I/O ports
- (3) DTMF Generator
- (4) BEEP Output Circuit
- (5) Hold Control Circuit

2. INTERNAL CPU FUNCTION

2.1 Data Memory

The 47C454A data memory consists of a 768×4 -bit RAM. First 256×4 -bit RAM is the same as the data memory built into the 47C400A, so refer to the technical data sheets for the 47C400A for an explanation of the operation. Extended 512×4 -bit RAM is mainly used for storing repertory dialing data and controlled by the RAM address register, RAM data buffer register and TONE/RAM command register.




Figure 2-1. Block Diagram

(1) RAM (512 × 4-bit) Address Register

The RAM address register is a 9-bit register to specify addresses for the RAM data memory. The upper 1 bit is accessed with port address OP12 the next 4 bits are accessed with the port address OP0B/IP0B and the lower 4 bits are accessed with port address OP0A/IP0A. These registers are initialized to "0" during reset.




Figure 2-2. RAM Address Register

(2) RAM (512 × 4-bit) Data Buffer Register

The RAM data buffer register is a 4-bit buffer register to read or write RAM data. When writing data to RAM, it is accessed as port address OP0C. Port address IP0C is used for access when reading data from RAM.




Figure 2-3. RAM Data Buffer Register

(3) RAM (512 × 4-bit) Command Register

The RAM command register (OP0D/IP0D) controls the reading or writing data, and whether RAM is to be accessed or put in stand-by mode.

This register is accessed as the port address OP0D/IP0D. The RAM command register is also used as the TONE command register.




Figure 2-4. RAM Command Register

2.1.1 Access for RAM (512 × 4-bit)

To write data to RAM, load the address into the RAM address register and the data into the RAM data buffer register(OP0C), then put the RAM command register in the write mode. The data will be written to the specified RAM address by this operation. The data are latched in the RAM data buffer register, therefore, RAM data buffer register operation is not necessary when the same data are written continuously.

To read data from RAM, set the RAM command register to read mode and load the address into the RAM address register, then read the data via RAM data buffer register (IP0C). Data are not latched in the RAM data buffer register.

Example 1 : To write data "9" to address 182_H and data "7" to address 15A_H in RAM.

```
LD      A, #1          ; Sets data "182H" to RAM address register.
OUT     A, %OP12
OUT     #8, %OP0B
OUT     #2, %OP0A
OUT     #9, %OP0C      ; Writes data "9" to RAM data buffer register.
OUT     #0011B, %OP0D ; Sets RAM to write mode.
OUT     #0010B, %OP0D ; Sets RAM to stand-by mode.
OUT     #5, %OP0B      ; Sets data "15AH" to RAM address register.
OUT     #0AH, %OP0A
OUT     #7, %OP0C      ; Writes data "7" to RAM data buffer register.
OUT     #0011B, %OP0D ; Sets RAM to write mode.
OUT     #0010B, %OP0D ; Sets RAM to stand-by mode.
```

Example 2: To write data "0" to address 120_H through 127_H in RAM.

```
OUT     #0, %OP0C      ; Writes data "0" to RAM data buffer register.
LD      A, #1          ; Sets data "120H" to RAM address register.
OUT     A, %OP12
OUT     #2, %OP0B
OUT     #0, %OP0A
OUT     #0011B, %OP0D ; Sets RAM to write mode.
SLOOP : CMPR    A, #7    ; Increases address register.
TESTP   ZF
B       SWEND
INC     A
OUT     A, %OP0A
BR      SLOOP
SWEND : OUT     #0010B, %OP0D ; Sets RAM to stand-by mode.
```

Example 3: To read data from address 0B1_H in RAM and store to Accumulator.

```
OUT     #0001B, %OP0D ; Sets RAM to read mode.
OUT     #0BH, %OP0B    ; Sets data "0B1H" to RAM address register.
OUT     #1, %OP0A
IN      %IP0C, A       ; Reads data from RAM and stores to Accumulator.
```

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O Ports

The 47C454A has 7 ports (23 pins) each as follows:

- (1) K0 ; 4-bit input (shared with hold request/release signal input)
- (2) R3 ; 4-bit input/output
- (3) R6, R7 ; 4-bit input/output
- (4) R8 ; 4-bit input/output (shared with external interrupt input and timer/counter input)
- (5) P14 ; 2-bit output (P140 is shared with BEEP output)
- (6) KE ; 1-bit sense input (shared with hold request/release signal input)

The port K0, R3 and P14 of the 47C454A differ from those of the 47C400A. The 47C454A does not have the port P1, P2 and R4, R5, R9.

Table 3-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Port K0 (K03 - K00)

The 4-bit input port with pull-up resistors, shared by hold request/release signal input.




Figure 3-1. Port K0

(2) Port R3 (R33 - R30)

The 4-bit I/O port with latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.




Figure 3-2. Port R3

(3) P14 (P142 - P140)

The 2-bit output port with latch. The latch is initialized to "1" during reset. The pin P140 is shared by the BEEP output. When used as the BEEP output, the latch must be set to "1".




Figure 3-3. Port P14

Port address (**)	Port		Input/Output instruction						
	Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	OUT #k, %p OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L	
00 _H	K0 input port	—	—	—	—	—	—	—	
01	ROW register	ROW register	—	—	—	—	—	—	
02	COLUMN register	COLUMN register	—	—	—	—	—	—	
03	R3 input port	R3 output port	—	—	—	—	—	—	
04	—	—	—	—	—	—	—	—	
05	—	—	—	—	—	—	—	—	
06	R6 input port	R6 output port	—	—	—	—	—	—	
07	R7 input port	R7 output port	—	—	—	—	—	—	
08	R8 input port	R8 output port	—	—	—	—	—	—	
09	—	—	—	—	—	—	—	—	
0A	RAM address register	RAM address register	—	—	—	—	—	—	
0B	RAM address register	RAM address register	—	—	—	—	—	—	
0C	RAM data buffer register	RAM data buffer register	—	—	—	—	—	—	
0D	RAM command register	RAM command register	—	—	—	—	—	—	
0E	SIO, hold status	—	—	—	—	—	—	—	
0F	—	—	—	—	—	—	—	—	
10 _H	Undefined	Hold operation mode control	—	—	—	—	—	—	
11	Undefined	—	—	—	—	—	—	—	
12	Undefined	RAM address register	—	—	—	—	—	—	
13	Undefined	BEEP output control	—	—	—	—	—	—	
14	Undefined	P14 output port	—	—	—	—	—	—	
15	Undefined	—	—	—	—	—	—	—	
16	Undefined	—	—	—	—	—	—	—	
17	Undefined	—	—	—	—	—	—	—	
18	Undefined	—	—	—	—	—	—	—	
19	Undefined	Interval timer interrupt control	—	—	—	—	—	—	
1A	Undefined	—	—	—	—	—	—	—	
1B	Undefined	—	—	—	—	—	—	—	
1C	Undefined	Timer/counter 1 control	—	—	—	—	—	—	
1D	Undefined	Timer/counter 2 control	—	—	—	—	—	—	
1E	Undefined	—	—	—	—	—	—	—	
1F	Undefined	—	—	—	—	—	—	—	

Note 1. "—" means the reserved state. Unavailable for the user programs.

Note 2. The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ROW register and COLUMN register.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 DTMF Generator

The 47C454A has built-in DTMF generator which generates dialing signals for tone dialing type telephones. There are two groups of tone dial signals, one group of 4 sine wave low frequencies and another group of 4 sine wave high frequencies. All of these frequencies can be selected individually and combined with a frequency from the other group for a total of 16 different DTMF composite waves.

(DTMF ; Dual Tone Multi Frequency)

3.2.1 Configuration of DTMF Generator

Figure 3-4 shows the DTMF generator configuration. The 47C454A generates two stepped, quasi sine waves for tone dial signals which can be combined and output. The high or low group of frequencies is selected by setting frequency selection codes into the ROW and COLUMN registers.




Figure 3-4. Configuration of DTMF Generator

3.2.2 Control of DTMF Generator

Tone output is controlled by ROW register(OP01/IP01) and COLUMN register(OP02/IP02). And single tone is controlled by TONE command register(OP0D/IP0D). ROW register, COLUMN register and TONE command register are initialized to "0" during the reset.




Figure 3-5. TONE Command Register




Figure 3-6. ROW, COLUMN Register

Tones are outputted by loading the frequency selection codes shown in Figure 3-6 into the ROW and COLUMN registers. In the enable mode of single tone output, either ROW or COLUMN register is disabled, another register remains to be enabled, and so single tone can be outputted, by loading an ineffective code into the register. When both the registers are enabled, dual tone can be outputted. In the disable mode of single tone output, effective codes are loaded into both ROW and COLUMN registers and then dual tone can be outputted. At this time, an ineffective code is loaded into ROW or COLUMN register and then the 47C454A has no tone output signal.

The [OUTB @HL] instruction can set 8-bit data into both registers (the upper 4 bits of the ROM data go to the COLUMN register and the lower 4 bits go to the ROW register) at the same time, and DTMF signal is outputted without single tone output.

Example 1: To output 1481.5Hz single tone

```
OUT    #8, %OP0D      ; Sets the enable mode of single tone output
OUT    #0, %OP01      ; Sets an ineffective code into ROW register
OUT    #4, %OP02      ; Sets data "4" into COLUMN register
```

Example 2: 8 bits of data corresponding to the 5 bits of data linking the content of carry flag and the contents of data memory RAM address 90_H are read from the ROM, frequency selection codes are loaded into ROW and COLUMN registers, and dual tone is outputted.

```
LD      HL, #90H      ; HL←90H(Sets the address of the data memory)
OUTB    @HL            ; Sets the ROM data into the ROW and COLUMN register
```

Table 3-2 shows the corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys. Table 3-3 shows the deviation between the 47C454A tone output frequency and standard frequency.

		COLUMN register (OP02 / IP02)			
		Frequency selection code	0001 (1209)	0010 (1336)	0100 (1477)
ROW register (OP01 / IP01)	0001 (697)	1	2	3	
	0010 (770)	4	5	6	
	0100 (852)	7	8	9	
	1000 (941)	*	0	#	
		Standard telephone dial key			

Contents of () are standard frequencies, unit: Hz

Table 3-2. Corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys

ROW Tone						
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]
3	2	1	0			
0	0	0	1	697.7	697	+ 0.10
0	0	1	0	769.2	770	- 0.10
0	1	0	0	857.1	852	+ 0.60
1	0	0	0	937.5	941	- 0.37

COLUMN Tone						
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]
3	2	1	0			
0	0	0	1	1212.1	1209	+ 0.26
0	0	1	0	1333.3	1336	- 0.20
0	1	0	0	1481.5	1477	+ 0.30
1	0	0	0	1621.6	1633	- 0.70

Table 3-3. Tone output frequencies and Deviation from standard

3.2.3 Test mode for tone output

The 47C454A includes a test mode for checking tone output waveforms. Tones can be outputted by the circuit shown in figure 3-7. ROW data are inputted from the R6 port and COLUMN data are inputted from the R3 port, and any desired single or dual tones can be outputted by setting the selection codes shown in Figure 3-6. Figure 3-8 shows a single tone waveform and Figure 3-9 shows a dual tone waveform.




Figure 3-7. Tone test circuit

Figure 3-8. Single tone waveform




Figure 3-9. Dual tone waveform

3.3 BEEP Output Circuit

BEEP output circuit generates square wave in the audible frequency range. This circuit can drive the key input confirmation tone generator circuit for telephone applications.

BEEP output is from the P140 (BEEP) pin. This pin is for both P140 output and BEEP output. Set the P140 output latch to "1" for BEEP output.

3.3.1 BEEP Output Circuit Configuration

Figure 3-10 shows the BEEP output circuit configuration. The clock pulse of BEEP output circuit is supplied by an interval timer. BEEP output is controlled by frequency selection and output enable/disable setting.




Figure 3-10. BEEP Output Circuit Configuration and Timing Chart

3.3.2 Control of BEEP Output

BEEP output is controlled with the BEEP output control command register (OP13).

BEEP Output Control command register (Port address OP13)




Figure 3-11. BEEP Output Control command register

4. POWER SAVING FUNCTION

The 47C454A has the hold operation mode intended to save the power.

4.1 Hold Operating Mode

The 47C454A has a HOLD pin and K0 port as hold control pins. Therefore, in the case of K0 port for Key inputs, the hold mode can be released by key inputs. Figure 4-1 shows the hold control circuit of the 47C454A. Hold operating mode of the 47C454A is same as the 47C400A, excepting those aforementioned. For details, refer to the technical data sheets for the 47C400A.




Figure 4-1. Hold control circuit

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATINGS	UNIT
Supply Voltage	V _{DD}		- 0.3 to 7	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin	- 0.3 to 10	
Output Current (per 1 pin)	I _{OUT}		3.2	mA
Power Dissipation (T _{opr} = 60°C)	PD		600	mW
Soldering Temperature (time)	T _{slid}		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	T _{opr}		- 30 to 60	°C

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0V, T_{opr} = - 30 to 60°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		In the Normal mode	2.7	6.0	V
			In the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	f _C			3.84		MHz

Note. Input voltage V_{IH3}, V_{IL3} : in the HOLD mode.

D.C. CHARACTERISTICS	(V _{SS} = 0V, V _{DD} = 2.7 to 6.0V, T _{opr} = -30 to 60°C)
----------------------	---

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HYS}	Hysteresis Input		—	0.7	—	V
Input Current	I _{IN1}	Port, K0 TEST, RESET, HOLD	V _{DD} = 5.5V,	—	—	± 2	μA
	I _{IN2}	Port R (open drain)	V _{IN} = 5.5V / 0V				
Input Low Current	I _{IL}	Port R (push-pull)	V _{DD} = 5.5V, V _{IN} = 0.4V	—	—	- 2	mA
Input Resistance	R _{IN1}	Port K0		30	70	150	KΩ
	R _{IN2}	RESET		100	220	450	
Output Leakage Current	I _{LO}	Ports P, R (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	—	—	2	μA
Output High Voltage	V _{OH}	Port R (push-pull)	V _{DD} = 4.5V, I _{OH} = - 200μA	2.4	—	—	V
Output Low Voltage	V _{OL2}	Except Xout	V _{DD} = 4.5V, I _{OL} = 1.6mA	—	—	0.4	V
Supply Current (in the Normal mode)	I _{DD}		Except TONE generating V _{DD} = 5.5V, f _c = 3.84MHz	—	3	6	mA
	I _{DDT}		TONE generating V _{DD} = 5.5V, f _c = 3.84MHz	—	5	10	
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5V,	—	0.5	10	μA

Note 1. Typ values show those at T_{opr} = 25°C, V_{DD} = 5V

Note 2. Input Current I_{IN1} ; The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3. Supply Current ; V_{IN} = 5.3/0.2V
The K0 port is opened when the pull-up/pull-down resistor is contained.
The voltage applied to the R port is within the valid range V_{IL} or V_{IH}.









TONE OUTPUT CHARACTERISTICS	(V _{SS} = 0V, V _{DD} = 2.7 to 6.0V, T _{opr} = -30 to 60°C)
-----------------------------	---

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Tone Output Voltage (ROW)	V _{TONE}	RL : 10KΩ, V _{DD} = 3.0V	135	200	260	mVrms
Tone Output Pre-Emphasis High Band	PEHB	PEHB = 20log (COL/ROW)	1	2	3	dB
Tone Output Distortion	DIS		—	—	10	%
Tone Output Frequency Stability	Δf	Except error of osc. frequency	—	—	0.7	%

A.C. CHARACTERISTICS (V_{SS} = 0V, V_{DD} = 2.7 to 6V, T_{opr} = - 30 to 60°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}			2.1		μs

TYPICAL CHARACTERISTICS











INPUT/OUTPUT CIRCUITRY

(1) Control pins

Input/Output circuitries of the 47C454A control pins are similar to that of the 47C400A.

(2) I/O ports

The input/output circuitries of the 47C454A I/O ports are shown below, any one of the circuitries can be chosen by a code (WB, WE, WH) as a mask option.

PORT	I/O	INPUT/OUTPUT CIRCUITRY (CODE)		REMARKS
K0	Input			Pull-up resistor $R_{IN} = 70K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
R3 R6	I/O	WB Initial "Hi-Z" 	WE, WH Initial "High" 	Sink open drain or push-pull output $R = 1K\Omega$ (typ.)
R7	I/O	WB, WE Initial "Hi-Z" 	WH Initial "High" 	Sink open drain or push-pull output $R = 1K\Omega$ (typ.)
R8	I/O			Sink open drain output Hysteresis input $R = 1K\Omega$ (typ.)
R14	Output	WB Initial "Hi-Z" 	WE, WH Initial "High" 	Sink open drain or push-pull output