

**Document Title**

**16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory**

**Revision history**

<b><u>Rev. No.</u></b>	<b><u>History</u></b>	<b><u>Issue Date</u></b>	<b><u>Remark</u></b>
0.0	Initial issue	May 24, 2005	Preliminary

# MEMORY

## 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory

### DESCRIPTION

The A64S06162A is a 16Mb high speed, low power Static Random Access Memory(SRAM) organized as 1,048,576 words by 16 bits and supports Deep Power Down and Page Mode.

The A64S06162A is a Pseudo SRAM based on successfully proven DRAM CELL SRAM which was specifically developed for cost sensitive, low power computing and communication applications such as mobile cellular phone handsets, personal digital assistants and other battery-operated consumer products.


### FEATURES

- Standard Asynchronous SRAM Interface with Deep Power Down and Page Mode
- Organization : 1M x 16Bit
- Power Supply Voltage : 2.7 ~ 3.3 V
- Page Size : 4 words
- Page Mode Access (tPAA) : 35ns
- Data Retention Voltage : 2.4V
- Deep Power Down : 5uA
- Tri-state Output and TTL Compatible

### PRODUCT FAMILY


Product Family	Operating Temperature	Voltage	Speed	ISB1 (Max)	IccDR (Max)	ICC1 (Max)	Mode
A64S06162A	-40 ~ 85 °C	2.7 ~ 3.3 V	70	100uA	100uA	2.0mA	Page

### PIN DESCRIPTION



Note : E3 pin ( VSS) can be remain as a NC

### FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
/CS	Chip Select Input	VCC	Power
/OE	Output Enable Input	VSS	Ground
/WE	Write Enable Input	/UB	Upper Byte (IO8~15)
A0~A19	Address Input	/LB	Lower Byte (IO0~7)
IO0~IO15	Data Input / Output	/PD	Deep Power Down

**PRODUCT LIST**

Part Name	Function
A64S06162A-70U	16M, 48-FBGA , 70 ns, 3.0V, -40°C~85°C

**ABSOLUTE MAXIMUM RATING**

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	$V_{IN}, V_{OUT}$	-0.2 to VCC+0.3 V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6	V
Power Dissipation	$P_D$	1.0	W
Storage temperature	$T_{STG}$	-55 to 150	°C
Operating Temperature (Extended)	$T_A$	-40 ~ 85	°C

**Note :**

Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

**TRUTH TABLE**

/CS	/PD	/OE	/WE	/LB	/UB	I/O 0~7	I/O 8~15	MODE	Power
X	L	X	X	X	X	High-Z	High-Z	Deselected	Deep Power Down
H	H	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	H	X	X	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Data Out	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Data Out	Upper Byte Read	Active
L	H	L	H	L	L	Data Out	Data Out	Word Read	Active
L	H	X	L	L	H	Data In	High-Z	Lower Byte Write	Active
L	H	X	L	H	L	High-Z	Data In	Upper Byte Write	Active
L	H	X	L	L	L	Data In	Data In	Word Write	Active

**RECOMMENDED DC OPERATING CONDITIONS <sup>1)</sup>**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage <sup>(5)</sup>	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	0.8*Vcc	-	Vcc+0.2 <sup>2)</sup>	V
Input Low Voltage	VIL	-0.2 <sup>3)</sup>	-	0.4	V

Note :

- 1.TA = -40°C to 85°C, otherwise specified.
2. Overshoot : Vcc + 1.0V in case of pulse width  $\leq$  20 ns.
3. Undershoot : -1.0V in case of pulse width  $\leq$  20 ns.
4. Overshoot and undershoot are sampled, not 100% tested.
5. Stable power supply required 100 us before device operation.

**CAPACITANCE (TA = 25 °C, f = 1.0MHz)**

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN =0V	8	pF
COUT	Output Capacitance	VIO =0V	10	pF

Note : This parameter is sampled and not 100% tested

**DC AND OPERATING CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc	-1		1	uA
Output Leakage Current	ILO	/CS = VIH, /UB=/LB= VIH or /OE=VIH or /WE=VIL, VIO=Vss to Vcc	-1		1	uA
	Icc1	Cycle Time = 1 us, 100%duty, IIO=0mA, /CS $\leq$ 0.2V, VIN $\leq$ 0.2V or VIN $\geq$ Vcc-0.2V			2.0	mA
	Icc2	Cycle time=Min, IIO=0mA, 100% duty /CS = VIL,VIN=VIL or VIH			20	mA
	Iccp	/CS1 = VIL, CS2=VIH,Tpwc = min Page address cycling			10	mA
Output Low Voltage	VOL	IOL = 2 mA			0.4	V
Output High Voltage	VOH	IOH = -1 mA	2.2			V
Standby Current(TTL)	ISB	/CS=VIH, /UB=/LB= VIH, Other inputs = VIH or VIL			0.3	mA
Standby Current(CMOS)	ISB1	/CS $\geq$ Vcc-0.2V, /UB=/LB $\geq$ Vcc-0.2V (/UB,/LB Controlled) Other inputs = 0 or Vcc			100	uA
Deep Power Down Current	ISB2	/PD $\leq$ Vss+0.2V			5	uA


## Data Retention Electric Characteristic

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (Normal), unless otherwise specified

Item	Symbol	Test Condition	Min	Typ. (1)	Max	Unit
Voltage for Data Retention	$V_{DR}$	$/CS=PD=V_{IH} > V_{CC}-0.2V$ or $/UB, LB \geq V_{CC}-0.2V$ , $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$	2.4		3.3	V
Data Retention Current	$I_{CCDR}$	$V_{CC}=2.4V$ , $/CS=PD=V_{IH} > V_{CC}-0.2V$ or $/UB, LB \geq V_{CC}-0.2V$ , $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$			100	uA
Chip Deselect to Data Retention Time	$t_{CDR}$	Refer to data retention wave form	0	-	-	ns
Operating Recovery Time	$t_R$			$t_{RC}$	-	ns

(1)  $V_{CC} = 2.4V$ ,  $T_A = 25^\circ\text{C}$

## Data Retention Wave Form




## AC TEST CONDITIONS

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (Normal), unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	$CL = 30\text{pF} + 1\text{TTL Load}$

## AC TEST LOADS



Note : (1) Including jig and scope capacitance

## POWER UP TIME


At starting, maintain stable power for a minimum 100us with  $/CS = /PD = \text{high}$ .

**AC CHARACTERISTICS** (V<sub>CC</sub> = 2.7 ~ 3.3V, T<sub>A</sub> = -40 to 85°C)

Parameter List		Symbol	70ns		Unit
			Min	Max	
R	Read Cycle Time	t <sub>RC</sub>	70		ns
	Address Set-up Time	t <sub>AS</sub>	0		ns
	Address Access Time	t <sub>AA</sub>		70	ns
	Chip Select to Output	t <sub>CO</sub>		70	ns
	Output Enable to Valid Output	t <sub>OE</sub>		35	ns
	/UB, /LB Access Time	t <sub>BA</sub>		70	ns
	Chip select to Low-Z Output	t <sub>LZ</sub>	10		ns
	/UB, /LB Enable to Low-Z Output	t <sub>BLZ</sub>	10		ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	25	ns
	/UB, /LB Disable to High-Z Output	t <sub>BHZ</sub>	0	25	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	ns
	Output Hold from Address Change	t <sub>OH</sub>	10		ns
W	Page Read Precharge Time	t <sub>P</sub>	10		ns
	Page Read Cycle Time	t <sub>PRC</sub>	35		ns
	Page Read Address Access Time	t <sub>PAA</sub>		35	ns
	Write Cycle Time	t <sub>WC</sub>	70		ns
	Chip Select to End of Write	t <sub>CW</sub>	60		ns
	Address Valid to End of Write	t <sub>AW</sub>	60		ns
	/UB, /LB Valid to End of Write	t <sub>BW</sub>	60		ns
	Write Pulse Width	t <sub>WP</sub>	50		ns
	Write Recovery Time	t <sub>WR</sub>	0		ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	20	ns
	Data to Write Time Overlap	t <sub>DW</sub>	40		ns
	Data Hold from Write Time	t <sub>DH</sub>	0		ns
	End of Write to Output Low-Z	t <sub>OW</sub>	5		ns
T	Page Write Precharge Time	t <sub>P</sub>	10		ns
	Page Write Cycle Time	t <sub>PWC</sub>	35		ns
	Page Write Data to Write Time overlap	t <sub>PDW</sub>	20		ns
	Page Write Data Hold from Write Time	t <sub>PDH</sub>	0		ns


## TIMING DIAGRAMS

### READ CYCLE ( $/PD = /WE = V_{IH}$ )





#### Note (READ CYCLE) :


1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
3. /WE is high for the read cycle.
4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.

**PAGE READ CYCLE (/PD = /WE = V<sub>IH</sub>)**

**Note (PAGE MODE READ CYCLE) :**

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
3. /WE is high for the read cycle.
4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.
5. tP (precharge time) should be guaranteed for **new Address**.
6. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page


**WRITE CYCLE 1 (/CS Controlled, /PD = V<sub>IH</sub>)**

**WRITE CYCLE 2 (/UB /LB Controlled, /PD = V<sub>IH</sub>)**

**Notes (WRITE CYCLE) :**

1. A write occurs during the overlap of a low /CS and low /WE. A write begins at the latest transition among /CS going low and /WE going low: A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS going low to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR is applied in case a write ends as /CS.
5. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.

**PAGE MODE WRITE CYCLE (/PD = V<sub>IH</sub>)**

**Notes (PAGE MODE WRITE CYCLE) :**

1. A write occurs during the overlap of a low /CS and low /WE.  
 A write begins at the latest transition among /CS going low in initial page mode .  
 A write end at the earliest transition among /CS going high and **Page Address transition**.  
 tWP is measured from the beginning of write to the end of write in initial page access.
2. tPWC is measured from Page Address trasition (After initial page access) to Page Address transition or /CS going high.
3. tCW is measured from the later of /CS going low to the end of write in initial page access.
4. tAS is measured from the address valid to the beginning of write.
4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.
5. tP (precharge time) should be guaranteed for new Page Address.
6. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page





### Deep Power Down Mode



**Ordering Information**

Part No.	Access Time (ns)	Operating Current Max. (mA)	Power Down Mode Standby Current Max. (µA)	Package
A64S06162AG-70	70	20	5	48B Mini BGA
A64S06162AG-70F	70	20	5	48B Pb-Free Mini BGA
A64S06162AG-70U	70	20	5	48B Mini BGA
A64S06162AG-70UF	70	20	5	48B Pb-Free Mini BGA

•Note : -U is for -40c ~ 85c temperature grade

**PACKAGE DIMENSION FOR BGA TYPE**
**48 BALL FINE PITCH 6mm x 8mm BGA(0.75mm ball pitch)**
**Unit: millimeters**
**Top View**

**Bottom View**

**Side View**


	Min	Typical	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	-	1.20
E1	-	-	0.90
E2	0.20	0.25	0.30
Y	-	-	0.10