

TENTATIVE

TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

TB62710P, TB62710F**8BIT SHIFT REGISTER, LATCHES & CONSTANT CURRENT SOURCE DRIVERS**

The TB62710P, TB62710F is specifically designed for LED and LED DISPLAY (Cathode Common) constant current drivers.

This constant current output circuits is able to set up external resistor ($I_{OUT} = 5 \sim 90 \text{ mA}$).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 8 bit shift register, latch, AND-GATE and Constant Current Drivers.

FEATURES


- Constant Current Output

Can set up all output current with one resistor for -5 to -90 mA .

- Constant Output Current Matching


OUTPUT-GND VOLTAGE	CURRENT MATCHING	OUTPUT CURRENT
$\geq 2.0 \text{ V [V]}$	$\pm 6.0\%$	$\sim -50 \text{ mA [mA]}$
$\geq 2.0 \text{ V [V]}$		$-50 \sim -90 \text{ mA [mA]}$

TB62710P



DIP20-P-300-2.54A

TB62710F



SSOP24-P-300-1.00

Weight
 DIP20-P-300-2.54A : 2.25 g (Typ.)
 SSOP24-P-300-1.00 : 0.32 g (Typ.)

- Maximum Clock Frequency : $f_{CLK} = 15 \text{ [MHz]}$ (Cascade Connected Operate, $T_{opr} = 25^\circ\text{C}$)
- 5 V CMOS Compatible Input
- Package : DIP20-P-300 (TB62710P)
SSOP24-P-300 (TB62710F)

980910EBA1

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


● The products described in this document are subject to the foreign exchange and foreign trade laws.

● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


● The information contained herein is subject to change without notice.

PIN CONNECTION (Top view)


TB62710P




TB62710F



BLOCK DIAGRAM



TIMING DIAGRAM



(Note) : Latches are level sensitive, not rising edge sensitive and not synchronous CLOCK.
 Input of $\overline{\text{LATCH}}$ -terminal to "H" level, data passes latches, and input to "L" level, data hold latches.
 Input of $\overline{\text{ENABLE}}$ -terminal to "H" level, all output (OUT0~7) do off.

TERMINAL DESCRIPTION

PIN No.		PIN NAME	FUNCTION
P-type	F-type		
1	1	GND	GND terminal for control logic.
2	2	SERIAL-IN	Input terminal of a serial-data for shift-register.
3	3	CLOCK	Input terminal of a clock for data shift to up-edge.
4	5	$\overline{\text{LATCH}}$	Input terminal of a data strobe. Latches passes data with "H" level input of $\overline{\text{LATCH}}$ -terminal, and hold data with "L" level input.
7~14	19~16	OUT0~7	Output terminals.
17	21	$\overline{\text{ENABLE}}$	Input terminal of output enable. All outputs (OUT0~7) do off with "H" level input of $\overline{\text{ENABLE}}$ -terminal, and do on with "L" level input.
16	20	SERIAL-OUT2	Output terminal of a serial-data for next SERIAL-IN terminal.
18	22	SERIAL-OUT1	Output terminal of a serial-data for next SERIAL-IN terminal.
19	23	R-EXT	Input terminal of connects with a resister for to set up all output current.
20	24	V _{DD}	5 V Supply voltage terminal
6, 15	7, 18	V _{CC}	0~17 V Supply voltage terminal for LED
5	4, 6, 8, 17, 19	NC	NO CONNECTION


TRUTH TABLE

CLOCK	$\overline{\text{LATCH}}$	$\overline{\text{ENABLE}}$	SERIAL-IN	OUT0 ... OUT3 ... OUT7	SERIAL-OUT1	SERIAL-OUT2
UP	H	L	D_n	$D_n \dots D_{n-3} \dots D_{n-7}$	D_{n-7}	D_{n-8}
DOWN	H	L	D_n	$D_n \dots D_{n-3} \dots D_{n-7}$	No change	D_{n-7}
UP	L	L	D_{n+1}	No change (data hold)	D_{n-6}	No change
DOWN	L	L	D_{n+1}	No change (data hold)	No change	D_{n-6}
No Edge	H	L	D_{n+1}	$D_{n+1} \dots D_{n-2} \dots D_{n-6}$	No change	No change
No Edge	X	H	D_{n+1}	Off	D_{n-6}	No change


(Note) : OUT0~7 = on in case of $D_n = \text{"H"}$ level and OUT0~7 = off in case of $D_n = \text{"L"}$ level.

A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS

1. $\overline{\text{ENABLE}}$, $\overline{\text{LATCH}}$, CLOCK & SERIAL-IN terminal

2. SERIAL-OUT terminal



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	0~7.0	V
Supply Voltage for LED	V _{CC}	0~17	V
Input Voltage	V _{IN}	-0.4~V _{DD} + 0.4	V
Output Current	I _{OUT}	-90	mA
Output Voltage	V _{CE}	-0.4~17.0	V
Clock Frequency	f _{CK}	15	MHz
GND Terminal Current	I _{VCC}	720	mA
Power Dissipation (Note)	P _D	1.47 (P-type : FREE AIR, Ta = 25°C)	W
		0.83 (F-type : ON PCB, Ta = 25°C)	
		0.60 (F-type : FREE AIR, Ta = 25°C)	
Operating Temperature	T _{opr}	-40~85	°C
Storage Temperature	T _{stg}	-55~150	°C

(Note) : P-type : Ambient temperature delated above 25°C in the proportion of 12.5 mW/°C

F-type : Ambient temperature delated above 25°C in the proportion of 6.7 mW/°C

On PCB (50 × 50 × 1.6 mm Cu 30%).

RECOMMENDED OPERATING CONDITION (V_{DD} = 5 V, Ta = -40~85°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	—	4.5	5.0	5.5	V
Supply Voltage for LED	V _{CC}	GND standard	0	—	17	V
Output Voltage	V _{OUT}	V _{CC} standard	3	—	-17	V
Output Current	I _{OUT}	OUTn、DC 1 circuit	-5	—	-78	mA
	I _{OH}	SERIAL-OUT1, 2	—	—	1.0	
	I _{OL}	SERIAL-OUT1, 2	—	—	-1.0	
Input Voltage	V _{IH}	V _{DD} = 4.5~5.5 V	0.7 V _{DD}	—	V _{DD} + 0.3	V
	V _{IL}		-0.3	—	0.3 V _{DD}	
LATCH Pulse Width	t _w LAT		100	—	—	ns
CLOCK Pulse Width	t _w CLK		50	—	—	ns
ENABLE Pulse Width	t _w EN		1000	—	—	ns
Set-Up Time	t _{setup}		100	—	—	ns
Hold Time	t _{hold}		100	—	—	ns
Clock Frequency	f _{CLK}	Cascade operation	—	—	10.0	MHz
Power Dissipation	P _D	P-type : ON PCB, Ta = 85°C	—	—	0.76	W
		F-type : ON PCB, Ta = 85°C	—	—	0.39	


ELECTRICAL CHARACTERISTICS ($V_{CC} = 17\text{ V}$, $V_{DD} = 5\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise noted)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Input Voltage	"H" Level	V _{IH}	—	—		0.7 V _{DD}	—	V _{DD}	V
	"L" Level	V _{IL}	—	—		GND	—	0.3 V _{DD}	
Output Leakage Current		I _{LEAK}	—	V _{CC} = 17.0 V		—	—	− 10	μA
Output Voltage	S-OUT	V _{OL}	—	I _{OL} = 1.0 mA		—	—	0.4	V
		V _{OH}	—	I _{OH} = − 1.0 mA		4.6	—	—	
Output Current 1		I _{OL1}	—	V _{OUT} = − 15.0 V	R _{EXT} = 360 Ω (Include skew)	− 66.3	− 78.0	− 89.7	mA
	Current Skew	ΔI _{OL1}	—	I _{OL} = − 78 mA		—	± 1.5	± 6.0	%
Supply Voltage Regulation		% / V _{DD}	—	R _{EXT} = 360 Ω, Ta = − 40~85°C		—	1.5	5.0	% / V
Supply Current 1	"OFF"	I _{DD} (off)	—	R _{EXT} = OPEN, OUT0~7 = off		—	0.6	1.2	mA
	"ON"	I _{DD} (on)	—	R _{EXT} = 360 Ω, DATA = "H" OUT0~7 = on		5.7	7.0	8.3	
Supply Current 2	"OFF"	I _{CC} (off)	—	R _{EXT} = 360 Ω, ALL DATA = "L" OUT0~7 = off		—	0	2	mA
	"ON"	I _{CC} (on)	—	R _{EXT} = 360 Ω, ALL DATA = "H" OUT0~7 = on		600	700	800	


SWITCHING CHARACTERISTICS ($T_a = 25^\circ\text{C}$, unless otherwise noted)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Propagation Delay Time ("L" to "H")	CLK-OUTn	t _{pLH}	—	{CLK, LATCH & ENABLE to t _{pLH} & t _{pHL} : 50% to 50%} V _{DD} = 5.0 V, V _{LED} = 17.0 V V _{OUT} = - 15.0 V V _{IH} = V _{DD} V _{IL} = GND R _{EXT} = 360 Ω	—	450	—	ns	
	LATCH-OUTn				—	450	—		
	ENABLE-OUTn				—	450	—		
	CLK-SOUT				—	30	70		
Propagation Delay Time ("H" to "L")	CLK-OUTn	t _{pHL}	—		—	200	—	ns	
	LATCH-OUTn				—	200	—		
	ENABLE-OUTn				—	200	—		
	CLK-SOUT				—	30	70		
Pulse Width		CLK	t _w CLK, CLK		—	—	20	30	ns
		LATCH	t _w LAT, LAT		—	—	10	25	
Set-Up Time for LATCH & CLOCK		t _{setup}	—			—	25	50	ns
Hold Time for LATCH & CLOCK		t _{hold}	—			—	0	30	ns
Maximum CLOCK Rise Time		t _r	—			—	—	10	μs
Maximum CLOCK Fall Time		t _f	—			—	—	10	μs
Output Rise Time		t _{or}	—			150	300	600	ns
Output Fall Time		t _{of}	—			150	300	600	ns

DC CHARACTERISTICS TEST CIRCUIT




AC CHARACTERISTICS TEST CIRCUIT




TIMING WAVEFORM


1. CLOCK-SERIAL OUT, OUTn






2. CLOCK-LATCH



3. ENABLE-OUTn





LED DRIVER TB6270X SERIES APPLICATION NOTE

