CLC5957

www.ti.com

SNWS004C - JUNE 2000 - REVISED APRIL 2013

# CLC5957 12-Bit, 70 MSPS Broadband Monolithic A/D Converter

Check for Samples: CLC5957

# **FEATURES**

- 70MSPS
- Wide Dynamic Range:
  - SFDR: 74dBc
  - SFDR with Wither: 85dBFS
  - SNR: 67dB
- IF Sampling Capability
- Input Bandwidth = 0-300MHz
- Low Power Dissipation: 640mW
- Very Small Package: 48-pin TSSOP
- Single +5V Supply
- Data Valid Clock Output
- Programmable Output Levels: 3.3V or 2.5V

### **APPLICATIONS**


- Cellular Base Stations
- Digital Communications
- Infrared/CCD Imaging
- IF Sampling
- Electro-optics
- Instrumentation
- Medical Imaging
- High Definition Video

## **DESCRIPTION**

The CLC5957 is a monolithic 12-bit, 70MSPS analog-to-digital converter. The device has been optimized for use in IF-sampled digital receivers and other applications where high resolution, high sampling rate, wide dynamic range, low power dissipation, and compact size are required. The CLC5957 features differential analog inputs, low jitter differential universal clock inputs, a low distortion track-and-hold with 0-300MHz input bandwidth, a bandgap voltage reference, data valid clock output, TTL compatible CMOS (3.3V or 2.5V) programmable output logic, and a proprietary 12-bit multi-stage quantizer. The CLC5957 is fabricated on the ABIC-V 0.8 micron BiCMOS process.

The CLC5957 features a 74dBc spurious free dynamic range (SFDR) and a 67dB signal to noise ratio (SNR). The wideband track-and-hold allows sampling of IF signals to greater than 250MHz. The part produces two-tone, dithered, SFDR of 83dBFS at 75MHz input frequency. The differential analog input provides excellent common mode rejection, while the differential universal clock inputs minimize jitter. The 48-pin TSSOP package provides an extremely small footprint for applications where space is a critical consideration. The CLC5957 operates from a single +5V power supply. Operation over the industrial temperature range of -40°C to +85°C is specified. Each part is tested to verify compliance with the ensured specifications.

## **Block Diagram**



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Pin Configuration**




Figure 1. 48 Pin TSSOP See Package Number DGG

## **PIN DESCRIPTIONS**

	THE DESCRIPTIONS						
Pin Name	Pin No.	Description					
$\frac{A_{IN}}{A_{IN}}$	13, 14	Differential input with a common mode voltage of +2.4V. The ADC full scale input is 1.024 V <sub>PP</sub> on each of the complimentary input signals.					
ENCODE ENCODE	9, 10	Differential clock where ENCODE initiates a new data conversion cycle on each rising edge. Logic for these inputs are a 50% duty cycle universal differential signal (>200mV). The clock input is internally biased to $V_{CC}/2$ with a termination impedance of $2.5k\Omega$ .					
V <sub>CM</sub>	21	Internal common mode voltage reference. Nominally +2.4V. Can be used for the input common mode voltage. This voltage is derived from an internal bandgap reference. V <sub>CM</sub> should be buffered when driving any external load. Failure to buffer this signal can cause errors in the internal bias currents.					
D0- <u>D11</u>	30–34, 39–45	Digital data outputs are CMOS and TTL compatible. D0 is the LSB and D11 is the MSB. MSB is inverted. Output coding is two's complement. Current limited to source/sink 2.5mA typical.					
GND	1–4, 8, 11, 12, 15, 19, 20, 23–26, 35, 36, 47, 48	Circuit ground.					
+AV <sub>CC</sub>	5–7, 16–18, 22	+5V power supply for the analog section. Bypass to ground with a 0.1 $\mu F$ capacitor.					
+DV <sub>CC</sub>	37, 38, 46	+5V power supply for the digital section. Bypass to ground with a 0.1 μF capacitor.					
NC	29	No connect. May be left open or grounded.					
DAV	27	Data Valid Clock. Data is valid on rising edge. Current limited to source/sink 5mA typical.					
OUTLEV	28	Output Logic 3.3V or 2.5V option. Open = 3.3V, GND = 2.5V.					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



www.ti.com

SNWS004C - JUNE 2000 - REVISED APRIL 2013

# Absolute Maximum Ratings(1)(2)

Positive Supply Voltage (V <sub>CC</sub> )	−0.5V to +6V	
Differential Voltage between any two Ground	<100 mV	
Analog Input Voltage Range	GND to V <sub>CC</sub>	
Digital Input Voltage Range		-0.5V to +V <sub>CC</sub>
Output Short Circuit Duration (one-pin to grou	Infinite	
Junction Temperature <sup>(3)</sup>	175°C	
Storage Temperature Range	−65°C to +150°C	
Lead Solder Duration (+300°C)	10 sec.	
	Human Body Model	2000V
ESD tolerance	Machine Model	200V

- (1) "Absolute Maximum Ratings" are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The absolute maximum junction (T<sub>J</sub>max) temperature for this device is 175°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>max = (T<sub>J</sub>max T<sub>A</sub>)/θ<sub>JA</sub>. For the 48-pin TSSOP, θ<sub>JA</sub> is 56°C/W, so P<sub>D</sub>max = 2.68W at 25°C and 1.6W at the maximum operating ambient temperature of 85°C. Note that the power dissipation of this device under normal operation will typically be about 650 mW (640 mW quiescent power + 10 mW due to 1 TTL load on each digital output). The values of absolute maximum power dissipation will only be reached when the CLC5957 is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

## **Recommended Operating Conditions**

Positive Supply Voltage (V <sub>CC</sub> )	+5V ±5%
Analog Input Voltage Range	2.048 V <sub>PP</sub> diff.
Operating Temperature Range	-40°C to +85°C

# Package Thermal Resistance<sup>(1)</sup>

Package	$\theta_{JA}$	$\theta_{JC}$
48-Pin TSSOP	56°C/W	16°C/W

<sup>(1)</sup> The absolute maximum junction (T<sub>J</sub>max) temperature for this device is 175°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>max = (T<sub>J</sub>max – T<sub>A</sub>)/θ<sub>JA</sub>. For the 48-pin TSSOP, θ<sub>JA</sub> is 56°C/W, so P<sub>D</sub>max = 2.68W at 25°C and 1.6W at the maximum operating ambient temperature of 85°C. Note that the power dissipation of this device under normal operation will typically be about 650 mW (640 mW quiescent power + 10 mW due to 1 TTL load on each digital output). The values of absolute maximum power dissipation will only be reached when the CLC5957 is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

#### **Reliability Information**

Transistor Count	5000
------------------	------

#### **Converter Electrical Characteristics**

The following specifications apply for  $AV_{CC} = DV_{CC} = +5V$ , 66MSPS. **Boldface limits apply for T\_A = T\_{min} = -40^{\circ}C to T\_{max} = +85^{\circ}C,** all other limits  $T_A = 25^{\circ}C^{(1)}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
DYNAMIC	DYNAMIC PERFORMANCE							
BW	Large-Signal Bandwidth	A <sub>IN</sub> = −3 dBFS		300		MHz		
	Overvoltage Recovery Time	A <sub>IN</sub> = 1.5 FS (0.01%)		12		ns		
t <sub>A</sub>	Effective Aperture Delay			-0.41		ns		
t <sub>AJ</sub>	Aperture Jitter			0.3		ps(rms)		

(1) Typical specifications are based on the mean test values of deliverable converters from the first three diffusion lots.

SNWS004C - JUNE 2000 - REVISED APRIL 2013



# **Converter Electrical Characteristics (continued)**

The following specifications apply for  $AV_{CC} = DV_{CC} = +5V$ , 66MSPS. **Boldface limits apply for T\_A = T\_{min} = -40^{\circ}C to T\_{max} = +85^{\circ}C**, all other limits  $T_A = 25^{\circ}C^{(1)}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
NOISE AN	ND DISTORTION					
		f <sub>IN</sub> = 5 MHz, A <sub>IN</sub> = −1dBFS		67		dBFS
		f <sub>IN</sub> = 25 MHz, A <sub>IN</sub> = −1dBFS*	60	66		dBFS
SNR *(2)	Signal-to-Noise Ratio (without 50 harmonics)	f <sub>IN</sub> = 75 MHz, A <sub>IN</sub> = −3dBFS		65		dBFS
	namonos)	f <sub>IN</sub> = 150 MHz, A <sub>IN</sub> = −15dBFS		66		dBFS
		f <sub>IN</sub> = 250 MHz, A <sub>IN</sub> = −15dBFS		66		dBFS
		f <sub>IN</sub> = 5 MHz, A <sub>IN</sub> = −1dBFS		74		dBc
		f <sub>IN</sub> = 25 MHz, A <sub>IN</sub> = −1dBFS*	60	74		dBc
	Spurious-Free Dynamic Range	f <sub>IN</sub> = 75 MHz, A <sub>IN</sub> = −3dBFS		72		dBc
SFDR		f <sub>IN</sub> = 150 MHz, A <sub>IN</sub> = −15dBFS		69		dBc
		f <sub>IN</sub> = 250 MHz, A <sub>IN</sub> = −15dBFS		65		dBc
	Spurious-Free Dynamic Range (dithered)	f <sub>IN</sub> = 19 MHz, A <sub>IN</sub> = −6dBFS		85		dBFS
	Internal Indian Biotechia	f <sub>IN1</sub> = 149.84 MHz, f <sub>IN2</sub> = 149.7 MHz, A <sub>IN</sub> = −10dBFS		68		dBFS
IMD	Intermodulation Distortion	f <sub>IN1</sub> = 249.86 MHz, f <sub>IN2</sub> = 249.69 MHz, A <sub>IN</sub> = −10dBFS		58		dBFS
	Intermodulation Distortion (dithered)	f <sub>IN1</sub> = 74 MHz, f <sub>IN2</sub> = 75 MHz, A <sub>IN</sub> = -12dBFS		83		dBFS
DC ACCU	RACY AND PERFORMANCE					*
DNL	Differential Non-Linearity	f <sub>IN</sub> = 5MHz, A <sub>IN</sub> = −1dBFS		±0.65		LSB
INL	Integral Non-Linearity	f <sub>IN</sub> = 5MHz, A <sub>IN</sub> = −1dBFS		±1.5		LSB
	Offset Error <sup>(2)</sup>		-30	0	30	mV
	Gain Error			1.2		% FS
$V_{REF}$	Reference Voltage <sup>(2)</sup>		2.2	2.37	2.6	V
	No Missing Codes <sup>(2)</sup>	f <sub>IN</sub> = 5MHz, A <sub>IN</sub> = -1dBFS		Specified		
ANALOG	INPUTS					
V <sub>IN</sub>	Analog Diff Input Voltage Range			2.048		$V_{PP}$
R <sub>IN</sub> (SE)	Analog Input Resistance (Single-Ended)			500		Ω
R <sub>IN</sub> (Diff)	Analog Input Resistance (Differential)			1000		Ω
C <sub>IN</sub>	Analog Input Capacitance (Single-ended)			2		pF
ENCODE	INPUTS (UNIVERSAL)		"	Į.	l .	
V <sub>IH</sub>	Logic Input High Voltage <sup>(3)(4)</sup>				5	V
V <sub>IL</sub>	Logic Input Low Voltage (3)(4)		0			V
	Differential Input Swing <sup>(3)(4)</sup>		0.2			V
DIGITAL (	OUTPUTS		1	L	II.	<u></u>
V <sub>OL</sub>	Logic Output Low Voltage (2)			0.01	0.4	V
	(2)	OUTLEV = 1 (open)	3.2	3.5	3.8	V
$V_{OH}$	Logic Output High Voltage <sup>(2)</sup>	OUTLEV = 0 (GND)	2.4	2.7	3.0	V

<sup>(2)</sup> These parameters are ensured by test.

<sup>(3)</sup> Values specified based on characterization and simulation.

<sup>(4)</sup> See Figure 29 for ENCODE inputs circuit.

www.ti.com

SNWS004C - JUNE 2000 - REVISED APRIL 2013

# **Converter Electrical Characteristics (continued)**

The following specifications apply for  $AV_{CC} = DV_{CC} = +5V$ , 66MSPS. **Boldface limits apply for T\_A = T\_{min} = -40^{\circ}C to T\_{max} = +85^{\circ}C,** all other limits  $T_A = 25^{\circ}C^{(1)}$ .


Symbol	Parameter	Conditions	Min	Тур	Max	Units
TIMING <sup>(5)</sup>					11	"
	Maximum Conversion Rate (ENCODE) <sup>(6)</sup>		70	75		MSPS
	Minimum Conversion Rate (ENCODE)			10		MSPS
t <sub>P</sub>	Pulse Width High (ENCODE) <sup>(7)</sup>	50% threshold	7.1			ns
t <sub>M</sub>	Pulse Width Low (ENCODE) <sup>(7)</sup>	50% threshold	7.1			ns
t <sub>DNV</sub>	ENCODE falling edge to DATA not valid (7)		8.3			ns
t <sub>DGV</sub>	ENCODE falling edge to DATA ensured valid (7)				17.8	ns
t <sub>DAV</sub>	Rising ENCODE to rising DAV delay <sup>(7)</sup>	50% threshold	8.3		12.6	ns
t <sub>S</sub>	DATA setup time before rising DAV <sup>(7)</sup>		t <sub>M</sub> -2.4			ns
t <sub>H</sub>	DATA hold time after rising DAV <sup>(7)</sup>		t <sub>P</sub> −1.6			ns
	Pipeline latency				3.0	clk cycle
POWER F	REQUIREMENTS					
I <sub>CC</sub>	Total Operating Supply Current <sup>(6)</sup>			128	150	mA
	Power Dissipation <sup>(6)</sup>			640	750	mW
	Power Supply Rejection Ratio			64		dB


<sup>(5)</sup> C<sub>L</sub> = 7pF DATA; 10pF DAV.
(6) These parameters are ensured by test.
(7) Values specified based on characterization and simulation.




# **Typical Performance Characteristics**


 $(AV_{CC} = DV_{CC} = +5V)$ 



















Figure 7.





# **Typical Performance Characteristics (continued)**


 $(AV_{CC} = DV_{CC} = +5V)$ 
















30

25

# **Typical Performance Characteristics (continued)**


-100

0

5

10





#### Two Tone Output Spectrum (w/Dither) 0 F<sub>s</sub> = 66MSPS -10 $F\tilde{1} = 74.5MHz$ F2 = 75.5MHz-20 Output Level (dBFS) -30 -40 -50 -60 Dither Signal = 300KHz @ -28dBFS -70 -80 -90


Figure 15.


15

Frequency (MHz)

20









## **TIMING DIAGRAMS**




Figure 18. CLC5957 APERTURE DELAY Diagram





Figure 19. CLC5957 ENCODE to Data Timing Diagram








Figure 21. CLC5957 DAV to Data Timing Diagram

# Single IF Down Converter (Diversity Receiver Chipset)





# **Evaluation Board**




Figure 22. Evaluation Board Schematic

Copyright © 2000–2013, Texas Instruments Incorporated






Figure 23. CLC5957PCASM Layer 1






Figure 24. CLC5957PCASM Layer 2






Figure 25. CLC5957PCASM Layer 3






Figure 26. CLC5957PCASM Layer 4

# **CLC5957 Applications**

#### **Analog Inputs and Bias**

Figure 27 depicts the analog input and bias scheme. Each of the differential analog inputs are internally biased to a nominal voltage of 2.40V DC through a  $500\Omega$  resistor to a low impedance buffer. This enables a simple interface to a broadband RF transformer with a center-tapped output winding that is decoupled to the analog ground. If the application requires the inputs to be DC coupled, the  $V_{CM}$  output can be used to establish the proper common-mode input voltage for the ADC. The  $V_{CM}$  voltage reference is generated from an internal bandgap source that is very accurate and stable.






Figure 27. CLC5957 Bias Scheme

The  $V_{CM}$  output may also be used to power down the ADC. When the  $V_{CM}$  pin is pulled above 3.5V, the internal bias mirror is disabled and the total current is reduced to less than 10mA. Figure 28 depicts how this function can be used. The diode is necessary to prevent the logic gate from altering the ADC bias value.




Figure 28. Power Shutdown Scheme

## **ENCODE Clock Inputs**

The CLC5957's differential input clock scheme is compatible with all commonly used clock sources. Although small differential and single-ended signals are adequate, for best aperture jitter performance a low noise differential clock with a high slew rate is preferred. As depicted in Figure 29, both ENCODE clock inputs are internally biased to  $V_{CC}/2$  through a pair of  $5k\Omega$  resistors. The clock input buffer operates with any common-mode voltage between the supply and ground.






Figure 29. CLC5957 ENCODE Clock Inputs

The internal bias resistors simplify the clock interface to another center-tapped transformer as depicted in Figure 30. A low phase noise, RF synthesizer of moderate amplitude  $(1 - 4V_{PP})$  can drive the ADC through this interface.




Figure 30. Transformer Coupled Clock Scheme

Figure 31 shows the clock interface scheme for square wave clock sources.






Figure 31. TTL, 3V CMOS or 5V CMOS Clock Scheme

# **Digital Outputs and Level Select**

Figure 32 depicts the digital output buffer and bias used in the CLC5957. Although each of the twelve output bits uses a controlled current buffer to limit supply transients, it is recommended that parasitic loading of the outputs is minimized. Because these output transients are harmonically related to the analog input signal, excessive loading will degrade ADC performance at some frequencies.




Figure 32. CLC5957 Digital Outputs

The logic high level is slaved to the internal 2.4V reference. The OUTLEV control pin selects either a 3.3V or 2.5V logic high level. An internal pull up resistor selects the 3.3V level as the default when the OUTLEV pin is left open. Grounding the OUTLEV pin selects the 2.5V logic high level.

To ease user interface to subsequent digital circuitry, the CLC5957 has a data valid clock output (DAV). In order to match delays over IC processing variables, this digital output also uses the same output buffer as the data bits. The DAV clock output is simply a delayed version of the ENCODE input clock. Since the ADC output data change is slaved to the falling edge of the ENCODE clock, the rising DAV clock edge occurs near the center of the data valid window (or eye) regardless of the sampling frequency.

www.ti.com

SNWS004C - JUNE 2000 - REVISED APRIL 2013

## **Minimum Conversion Rate**

This ADC is optimized for high-speed operation. The internal bipolar track and hold circuits will cause droop errors at low sample rates. The point at which these errors cause a degradation of performance is listed on the specification page as the minimum conversion rate. If a lower sample rate is desired, the ADC should be clocked at a higher rate, and the output data should be decimated. For example, to obtain a 10MSPS output, the ADC should be clocked at 20MHZ, and every other output sample should be used. No significant power savings occurs at lower sample rates, since most of the power is used in analog circuits rather than digital circuits.

#### CLC5957 Evaluation Board

#### Description

The Evaluation board for the CLC5957 allows for easy test and evaluation of the product. The part may be ordered with all components loaded and tested. The order number is the CLC5957PCASM. The user supplies an analog input signal, encode signal and power to the board and is able to take latched 12-bit digital data out of the board.

### **ENCODE Input (ENC)**

The ENCODE input is an SMA connector with a termination of  $50\Omega$ . The encode signal is converted to an AC coupled, differential clock signal centered between  $V_{CC}$  and ground. The user should supply a sinusoidal or square wave signal of >  $200 \text{mV}_{PP}$  and <  $4 \text{ V}_{PP}$  with a 50% duty cycle. The duty cycle can vary from 50% if the minimum clock pulse width times are observed. A low jitter source will be required for IF-sampled analog input signals to maintain best performance.

### **CLC5957 Clock Option**

The CLC5957 evaluation board is configured for use with an optional crystal clock oscillator source. The component Y1 may be loaded with a "Full-sized", HCMOS type, crystal oscillator.

### **Analog Input (AIN)**

The analog input is an SMA connector with a  $50\Omega$  termination. The signal is converted from single to differential by a transformer with a 5 to 260MHz bandwidth and approximately one dB loss. Full scale is approximately 11dBm or  $2.2V_{PP}$ . It is recommended that the source for the analog input signal be low jitter, low noise and low distortion to allow for proper test and evaluation of the CLC5957.

## Supply voltages (J1 pins 31 A&B and 32 A&B)

The CLC5957PCASM is powered from a single 5V supply connected from the referenced pins on the Eurocard connector. The recommended supplies are low noise linear supplies.

# Digital Outputs (J1 pins 7B (MSB, D11) through 18B (LSB) and 20B (Data Valid))

The digital outputs are provided on the Eurocard connector. The outputs are buffered by 5V CMOS latches with  $50\Omega$  series output resistors. The rising edge of Data Valid may be used to clock the output data into data collection cards or logic analyzers. The board has a location for the HP 01650-63203 termination adapter for HP 16500 logic analyzers to simplify connection to the analyzer.

# TEXAS INSTRUMENTS

SNWS004C -	2000	DEMISED	V DDII	2011

www.ti.com

# **REVISION HISTORY**

Cł	nanges from Revision B (April 2013) to Revision C	Pa	ıge
•	Changed layout of National Data Sheet to TI format		19

Product Folder Links: CLC5957

20

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>